论文信息 - A fully complementary and fully differential self-biased asynchronous CMOS comparator

A fully complementary and fully differential self-biased asynchronous CMOS comparator

This paper presents a novel CMOS asynchronous voltage comparator topology composed of a preamplifier cascaded by the positive feedback latch. The proposed circuit is fully differential and possesses desired properties like purely capacitive input impedance with rail-to-rail output swing, low noise and offset, etc. Furthermore, the comparator is also completely self-biased embedding the negative feedback in the biasing loop which makes it highly resistant to process, supply voltage and temperature variations. The design and optimization methodologies are discussed as well. Since the comparator delivers high operating speeds under relatively low power consumption, it is suitable for use in tomorrow's SoC data transceivers and converters.

Horst Zimmermann | Vladimir Milovanovic

[1] M. Figueiredo,et al. Two-stage fully-differential inverter-based self-biased CMOS amplifier with high efficiency , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[2] Charles G. Sodini,et al. A high-speed CMOS comparator for use in an ADC , 1988 .

[3] Phillip E Allen,et al. CMOS Analog Circuit Design , 1987 .

[4] Wenhua Yang,et al. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.

[5] Mel Bazes,et al. Two novel fully complementary self-biased CMOS differential amplifiers , 1991 .

[6] Shen-Iuan Liu,et al. A one-wire approach for skew-compensating clock distribution based on bidirectional techniques , 2001 .

[7] Edinei Santin,et al. A Two-Stage Fully Differential Inverter-Based Self-Biased CMOS Amplifier With High Efficiency , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.