A digital processor for full calibration of pipelined ADCs

In this paper, a digital processor is presented for full calibration of pipeline ADCs. The main idea is to find an inverse model of ADC errors by using small number of the measured codes. This approach does not change internal parts of the ADC and most known errors are compensated simultaneously by digital post-processing of the output bits. Some function approximation algorithms are tested and their performances are evaluated. To verify the algorithms, a 12-bit pipelined ADC based on 1.5-bit per stage architecture is simulated with 1%-2% non-ideal factors in the SIMULINK with a 20 MHz sinusoidal input and a 100 MS/s sampling frequency. The selected algorithm has been implemented on a Virtex-4 LX25 FPGA from Xilinx. The designed processor improves the SNDR from 45 to 69 dB and increases the SFDR from 45.5 to 90 dB. The calibration processor also improves the integral nonlinearity of the ADC.

[1]  B. Razavi,et al.  A 10-Bit 500-MS/s 55-mW CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[2]  John E. Dennis,et al.  Numerical methods for unconstrained optimization and nonlinear equations , 1983, Prentice Hall series in computational mathematics.

[3]  Hae-Seung Lee,et al.  Background Calibration of Pipelined ADCs Via Decision Boundary Gap Estimation , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Kun-Hong Lee,et al.  14 bit 50 ms/s 0.18 μm CMOS pipeline ADC based on digital error calibration , 2009 .

[5]  Wang Hui,et al.  Compensation of Converter System Based on Neural Network , 2006, 2006 International Conference on Service Systems and Service Management.

[6]  Stephen H. Lewis,et al.  Convergence analysis of a background interstage gain calibration technique for pipelined ADCs , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[7]  Shang-Liang Chen,et al.  Orthogonal least squares learning algorithm for radial basis function networks , 1991, IEEE Trans. Neural Networks.

[8]  Maarten Vertregt,et al.  A 1.2-V 250-mW 14-b 100-MS/s Digitally Calibrated Pipeline ADC in 90-nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[9]  A. Baccigalupi,et al.  Error compensation of A/D converters using neural networks , 1995, Proceedings of 1995 IEEE Instrumentation and Measurement Technology Conference - IMTC '95.

[10]  Carl de Boor,et al.  A Practical Guide to Splines , 1978, Applied Mathematical Sciences.

[11]  Edgar Sánchez-Sinencio,et al.  A practical self-calibration scheme implementation for pipeline ADC , 2004, IEEE Transactions on Instrumentation and Measurement.

[12]  R. E. Carlson,et al.  Monotone Piecewise Cubic Interpolation , 1980 .

[13]  Tai-Cheng Lee,et al.  A Split-Based Digital Background Calibration Technique in Pipelined ADCs , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  P.J. Hurst,et al.  Nested Digital Background Calibration of a 12-bit Pipelined ADC Without an Input SHA , 2009, IEEE Journal of Solid-State Circuits.

[15]  D.A. Johns,et al.  An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage , 2007, IEEE Journal of Solid-State Circuits.

[16]  S. H. Lewis,et al.  An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration , 2001 .

[17]  Donald M. Hummels,et al.  Continuous digital calibration of pipeline A/D converters , 2005, IEEE Transactions on Instrumentation and Measurement.

[18]  Roberto Battiti,et al.  First- and Second-Order Methods for Learning: Between Steepest Descent and Newton's Method , 1992, Neural Computation.

[19]  Martin T. Hagan,et al.  Neural network design , 1995 .

[20]  Mohammad Bagher Menhaj,et al.  Training feedforward networks with the Marquardt algorithm , 1994, IEEE Trans. Neural Networks.