Selectable Length Partial Scan: A Method to Reduce Vector Length

Partial scan is an increasingly popular testability solution, but the test program length it requires is a growing concern. This paper proposes a selectable length sican implementation that can dramatically reduce the shifting requirements. Equations are developed, based on a statistical approach, to predict the reduction. A practical methodology to implement the technique is presented. 'The easily calculated estimate is shown to be in excellent agreement with actual results. This technique uses the sizme number of test pins as other scan methods, compliles with industry standards, is broadly applicable, and has provided greater than 70% test program length reduction on .a variety of commercially designed circuits.

[1]  S. Funatsu,et al.  Scan design at NEC , 1989, IEEE Design & Test of Computers.

[2]  P. Goel Test Generation and Dynamic Compaction of Tests , 1979 .

[3]  Klaus D. Müller-Glaser,et al.  On automatic testpoint insertion in sequential circuits , 1990, Proceedings. International Test Conference 1990.

[4]  M. Abramovici,et al.  SMART And FAST: Test Generation for VLSI Scan-Design Circuits , 1986, IEEE Design & Test of Computers.

[5]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[6]  V.D. Agrawal,et al.  Designing circuits with partial scan , 1988, IEEE Design & Test of Computers.