Selectable Length Partial Scan: A Method to Reduce Vector Length
暂无分享,去创建一个
[1] S. Funatsu,et al. Scan design at NEC , 1989, IEEE Design & Test of Computers.
[2] P. Goel. Test Generation and Dynamic Compaction of Tests , 1979 .
[3] Klaus D. Müller-Glaser,et al. On automatic testpoint insertion in sequential circuits , 1990, Proceedings. International Test Conference 1990.
[4] M. Abramovici,et al. SMART And FAST: Test Generation for VLSI Scan-Design Circuits , 1986, IEEE Design & Test of Computers.
[5] Thomas W. Williams,et al. A logic design structure for LSI testability , 1977, DAC '77.
[6] V.D. Agrawal,et al. Designing circuits with partial scan , 1988, IEEE Design & Test of Computers.