A Low-Complexity Euclidean Orthogonal LDPC Architecture for Low Power Applications

Low-density parity-check (LDPC) codes have been implemented in latest digital video broadcasting, broadband wireless access (WiMax), and fourth generation of wireless standards. In this paper, we have proposed a high efficient low-density parity-check code (LDPC) decoder architecture for low power applications. This study also considers the design and analysis of check node and variable node units and Euclidean orthogonal generator in LDPC decoder architecture. The Euclidean orthogonal generator is used to reduce the error rate of the proposed LDPC architecture, which can be incorporated between check and variable node architecture. This proposed decoder design is synthesized on Xilinx 9.2i platform and simulated using Modelsim, which is targeted to 45 nm devices. Synthesis report proves that the proposed architecture greatly reduces the power consumption and hardware utilizations on comparing with different conventional architectures.

[1]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[2]  Justin P. Coon,et al.  Low Power Decoding of LDPC Codes , 2013 .

[3]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[4]  Lav R. Varshney,et al.  Performance of LDPC Codes Under Faulty Iterative Decoding , 2008, IEEE Transactions on Information Theory.

[5]  Ajay Dholakia,et al.  Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.

[6]  Guosen Yue,et al.  Optimization of LDPC-coded turbo CDMA systems , 2005, IEEE Transactions on Signal Processing.

[7]  C. Spagnol,et al.  Hardware Implementation of ${\rm GF}(2^{m})$ LDPC Decoders , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Rüdiger L. Urbanke,et al.  Design of capacity-approaching irregular low-density parity-check codes , 2001, IEEE Trans. Inf. Theory.

[9]  Gerald E. Sobelman,et al.  Scaling, Offset, and Balancing Techniques in FFT-Based BP Nonbinary LDPC Decoders , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Mark F. Flanagan,et al.  Error Detection in Majority Logic Decoding of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  R. Saravanan,et al.  PERFORMANCE ANALYSIS OF HIGH EFFICIENCY LOW DENSITY PARITY-CHECK CODE DECODER FOR LOW POWER APPLICATIONS , 2014 .

[12]  Naresh R. Shanbhag,et al.  High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[13]  A. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[14]  Emmanuel Boutillon,et al.  Design of a GF(64)-LDPC Decoder Based on the EMS Algorithm , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Martin J. Wainwright,et al.  An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors , 2010, IEEE Journal of Solid-State Circuits.

[16]  Tinoosh Mohsenin,et al.  A Low-Complexity Message-Passing Algorithm for Reduced Routing Congestion in LDPC Decoders , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Frank R. Kschischang,et al.  Power Reduction Techniques for LDPC Decoders , 2008, IEEE Journal of Solid-State Circuits.

[18]  Mohammad M. Mansour,et al.  A 640-Mb/s 2048-bit programmable LDPC decoder chip , 2006, IEEE Journal of Solid-State Circuits.

[19]  Hanho Lee,et al.  Block-Circulant RS-LDPC Code: Code Construction and Efficient Decoder Design , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  H. Kwon,et al.  Doubly iterative LDPC-coded DS-CDMA receivers with coherent detection, EM channel estimation, and no pilot symbols , 2008, MILCOM 2008 - 2008 IEEE Military Communications Conference.

[21]  Fan Ye,et al.  Memory efficient LDPC decoder design , 2011, 2011 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics.