Enhancing Uppaal by Exploiting Symmetry

Efficiency is one of the major concerns in the world of model checking. Consequently, many techniques to optimize the time and space usage of model checking algorithms have been invented. One of these techniques is reduction of the searchable state space through arguments of symmetry. This technique can be very profitable and has been implemented in various model checkers, but not yet in Uppaal, a model checker for timed systems. This paper proposes an enhancement of Uppaal with symmetry reduction. We adopt the theory of symmetry of Ip and Dill and their scalarset data type, as implemented in the model checker Murφ. The main result of this paper is a soundness proof of our symmetry enhancement, which does not follow trivially from the work of Ip and Dill since the description languages of Uppaal and Murφ, which are used to detect the symmetries, are quite different. A secondary result is a proof of the computational difficulty of space-optimal exploitation of full symmetry in a setting with DBM technology.

[1]  David L. Dill,et al.  Efficient verification of symmetric concurrent systems , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[2]  Alan J. Hu,et al.  Protocol verification as a hardware design aid , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[3]  Martín Abadi,et al.  An old-fashioned recipe for real time , 1994, TOPL.

[4]  Sergio Yovine,et al.  KRONOS: a verification tool for real-time systems , 1997, International Journal on Software Tools for Technology Transfer.

[5]  J. Köbler,et al.  The Graph Isomorphism Problem: Its Structural Complexity , 1993 .

[6]  Dragan Bosnacki,et al.  A Heuristic for Symmetry Reductions with Scalarsets , 2001, FME.

[7]  Rajeev Alur,et al.  Model-Checking in Dense Real-time , 1993, Inf. Comput..

[8]  Daniel A. Spielman,et al.  Faster isomorphism testing of strongly regular graphs , 1996, STOC '96.

[9]  David L. Dill,et al.  Timing Assumptions and Verification of Finite-State Concurrent Systems , 1989, Automatic Verification Methods for Finite State Systems.

[10]  David L. Dill,et al.  Better verification through symmetry , 1996, Formal Methods Syst. Des..

[11]  Gerard J. Holzmann,et al.  The SPIN Model Checker , 2003 .

[12]  R. Bellman Dynamic programming. , 1957, Science.

[13]  Edmund M. Clarke,et al.  Model Checking , 1999, Handbook of Automated Reasoning.

[14]  Rajeev Alur,et al.  Timed Automata , 1999, CAV.

[15]  Somesh Jha,et al.  Exploiting symmetry in temporal logic model checking , 1993, Formal Methods Syst. Des..

[16]  James C. Corbett,et al.  Bandera: extracting finite-state models from Java source code , 2000, ICSE.

[17]  R. BurchJ.,et al.  Symbolic model checking , 1992 .

[18]  Sérgio Vale Aguiar Campos,et al.  Symbolic Model Checking , 1993, CAV.

[19]  Wang Yi,et al.  Uppaal in a nutshell , 1997, International Journal on Software Tools for Technology Transfer.

[20]  Nancy A. Lynch,et al.  Bounds on the time to reach agreement in the presence of timing uncertainty , 1994, JACM.

[21]  Derek G. Corneil,et al.  The graph isomorphism disease , 1977, J. Graph Theory.