An Innovative Embedded Logic Analyzer Based SoC Verification Platform

This paper describes an innovative hardware/software co-verification platform, based on an embedded logic analyzer (ELA) in FPGA emulator, for system-on-a-chip. With the general-purpose ELA, the platform is rich in reusability, which reduces the expense of SOC verification. By offering the interface, image of design under test (DUT) and virtual channel, the platform plays the role as glue, which integrates different verification methods together. External verification tools as well as software develop environment can be involved in the platform. Behavior model written in C language and assertion-based verification (ABV) are also supported in this verification platform. To improve the verification efficiency, the platform can capture different amount of sampling signals dynamically in different situations using application-specific verification program. This platform characterizes high efficiency, flexibility and portability with low cost

[1]  Kuang-Chien Chen,et al.  Assertion-based verification for SoC designs , 2003, ASICON 2003.

[2]  Russell Klein,et al.  Accelerating functional simulation for processor based designs , 2005, Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05).

[3]  Kuang-Chien Chen Kuang-Chien Chen.  Assertion-based verification for SoC designs , 2003, ASIC, 2003. Proceedings. 5th International Conference on.

[4]  A. S. Meyer.  A loosely coupled C/Verilog environment for system level verification , 1998, Proceedings International Verilog HDL Conference and VHDL International Users Forum.

[5]  Stuart Sutherland,et al.  The Verilog PLI Handbook , 1999 .

[6]  Anant Agarwal,et al.  Virtual wires: overcoming pin limitations in FPGA-based logic emulators , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[7]  F. Meyer,et al.  Functional verification 2003: technology, tools and methodology , 2003, ASIC, 2003. Proceedings. 5th International Conference on.