An out-of-order three-way superscalar multimedia floating-point unit

The AMD-K7/sup TM/ floating point unit is implemented as an out-of-order coprocessor responsible for executing all x86 FPU, MMX/sup TM/, and AMD 3DNoW!/sup TM/ instructions. The FPU interfaces to the AMD-K7 core, which sends it instructions, load data, and guides the retirement of instructions. The FPU sends store data and completion status back to the core. The FPU contains 2.4 M transistors on a 10.5/spl times/2.6 mm/sup 2/ die in a 0.25 /spl mu/m process. A micrograph of the FPU is shown.

[1]  F. Weber,et al.  Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  T.H. Lee,et al.  A 600 MHz superscalar RISC microprocessor with out-of-order execution , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[3]  Fred Weber,et al.  AMD 3DNow! technology: architecture and implementations , 1999, IEEE Micro.