Low to high-frequency noise behavior investigation of steeper sub-threshold swing NC-GeFinFET
暂无分享,去创建一个
[1] Brinda Bhowmick,et al. Noise behavior of vertical tunnel FETs under the influence of interface trap states , 2021, Microelectron. J..
[2] David-Wei Zhang,et al. Improving Low-Frequency Noise in 14-nm FinFET by Optimized High-k/Metal Gate Thermal Processing , 2021, IEEE Electron Device Letters.
[3] D. P. Samajdar,et al. Recent Advances in Negative Capacitance FinFETs for Low-Power Applications: A Review , 2021, IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control.
[4] P. Ghosh,et al. Investigation of Electrical Characteristics in a Ferroelectric L-Patterned Gate Dual Tunnel Diode TFET , 2020, IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control.
[5] C. Hu,et al. Spacer Engineering in Negative Capacitance FinFETs , 2019, IEEE Electron Device Letters.
[6] David-Wei Zhang,et al. Hysteresis Reduction in Negative Capacitance Ge PFETs Enabled by Modulating Ferroelectric Properties in HfZrOx , 2018, IEEE Journal of the Electron Devices Society.
[7] Monika Bansal,et al. Impact of negative capacitance effect on Germanium Double Gate pFET for enhanced immunity to interface trap charges , 2018 .
[8] Yue Peng,et al. Frequency dependence of performance in Ge negative capacitance PFETs achieving sub-30 mV/decade swing and 110 mV hysteresis at MHz , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).
[9] W.-F. Wu,et al. Nano-scaled Ge FinFETs with low temperature ferroelectric HfZrOx on specific interfacial layers exhibiting 65% S.S. reduction and improved ION , 2017, 2017 Symposium on VLSI Technology.
[10] C. Shin,et al. Sub-60-mV/decade Negative Capacitance FinFET With Sub-10-nm Hafnium-Based Ferroelectric Capacitor , 2017, IEEE Journal of the Electron Devices Society.
[11] M. H. Lee,et al. Physical thickness 1.x nm ferroelectric HfZrOx negative capacitance FETs , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).
[12] Yue Peng,et al. Ferroelectric HfZrOx Ge and GeSn PMOSFETs with Sub-60 mV/decade subthreshold swing, negligible hysteresis, and improved Ids , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).
[13] Brinda Bhowmick,et al. Effect of scaling on noise in Circular Gate TFET and its application as a digital inverter , 2016, Microelectron. J..
[14] Santanu Mahapatra,et al. Compact noise modelling for common double-gate metal-oxide-semiconductor field-effect transistor adapted to gate-oxide-thickness asymmetry , 2016, IET Circuits Devices Syst..
[15] Andrew Huang,et al. Moore's Law is Dying (and that could be good) , 2015, IEEE Spectrum.
[16] M. H. Lee,et al. Steep Slope and Near Non-Hysteresis of FETs With Antiferroelectric-Like HfZrO for Low-Power Electronics , 2015, IEEE Electron Device Letters.
[17] Thomas Mikolajick,et al. Incipient Ferroelectricity in Al‐Doped HfO2 Thin Films , 2012 .
[18] E. Simoen,et al. Comparison of the Low-Frequency Noise of Bulk Triple-Gate FinFETs With and Without Dynamic Threshold Operation , 2011, IEEE Electron Device Letters.
[19] N. Collaert,et al. Low-frequency noise in triple-gate n-channel bulk FinFETs , 2011, 2011 21st International Conference on Noise and Fluctuations.
[20] S. Datta,et al. Use of negative capacitance to provide voltage amplification for low power nanoscale devices. , 2008, Nano letters.
[21] Asif Islam Khan,et al. Negative Capacitance in Short-Channel FinFETs Externally Connected to an Epitaxial Ferroelectric Capacitor , 2016, IEEE Electron Device Letters.