First- and second-level packaging of the z990 processor cage
暂无分享,去创建一个
Thomas-Michael Winkel | Hubert Harrer | Wiren D. Becker | Bernd Garben | Dierk Kaller | Scott A. Kuppinger | Harald Pross | Bruce J. Chamberlin
[1] John S. Corbin,et al. Land grid array sockets for server applications , 2002, IBM J. Res. Dev..
[2] Liyong Wang,et al. Processor subsystem interconnect architecture for a large symmetric multiprocessing system , 2004, IBM J. Res. Dev..
[3] Masakazu Yamamoto,et al. First- and second-level packaging for the IBM eServer z900 , 2002, IBM J. Res. Dev..
[4] G.A. Katopis,et al. Package and chip design optimization for mid-frequency power distribution decoupling , 2002, Electrical Performance of Electronic Packaging,.
[5] George A. Katopis,et al. A fast simulation method for single and coupled lossy lines with frequency-dependent parameters based on triangle impulse responses , 1999, IEEE 8th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.99TH8412).
[6] Sudipta K. Ray,et al. An advanced multichip module (MCM) for high-performance UNIX servers , 2002, IBM J. Res. Dev..
[7] John G. Torok,et al. Packaging the IBM eServer z990 central electronic complex , 2004, IBM J. Res. Dev..
[8] Howard H. Smith,et al. MCM technology and design for the S/390 G5 system , 1999, IBM J. Res. Dev..
[9] W. D. Becker,et al. A power, packaging, and cooling overview of the IBM eServer z900 , 2002, IBM J. Res. Dev..
[10] Udo Meyer,et al. Hybrid cooling with cycle steering in the IBM eServer z990 , 2004, IBM J. Res. Dev..