This paper discusses various aspects of the parallel simulation of semiconductor devices on mesh connected MIMD platforms with distributed memory and a message passing programming paradigm. We describe the spatial domain decomposition approach adopted in the simulation of various devices, the generation of structured topologically rectangular 2D and 3D finite element grids and the optimisation of their partitioning using simulated annealing techniques. The development of efficient and scalable parallel solvers is a central issue of parallel simulations and the design of parallel SOR, conjugate gradient and multigrid solvers is discussed. The domain decomposition approach is illustrated in examples ranging from 'atomistic' simulation of decanano MOSFETs to simulation of power IGBTs rated for 1000 V.
[1]
Andrew R. Brown,et al.
Topologically Rectangular Grids in the Parallel Simulation of Semiconductor Devices
,
1998,
VLSI Design.
[2]
S.M. Goodnick,et al.
PMC-3D: a parallel three-dimensional Monte Carlo semiconductor device simulator
,
1994,
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3]
C. Micchelli,et al.
Polynomial Preconditioners for Conjugate Gradient Calculations
,
1983
.
[4]
J. C. Ebergen.
VLSI design
,
1992,
IEEE Des. Test Comput..
[5]
A. Asenov,et al.
Ab-initio Coulomb Scattering in Atomistic Device Simulation
,
1998,
VLSI Design.