3D Die-to-wafer Cu/Sn Microconnects Formed Simultaneously with an Adhesive Dielectric Bond Using Thermal Compression Bonding
暂无分享,去创建一个
Zhihong Huang | Robert E. Jones | Scott Pozder | Ankur Jain | Ritwik Chatterjee | Gerald Kreindl | Eddie Acosta | Gerhard Hillmann | A. Jain | S. Pozder | R. Chatterjee | S. Pargfrieder | Zhihong Huang | E. Acosta | Robert E. Jones | Stefan Pargfrieder | Bill Marlin | Martin Sobczak | Senthil Kanagavel | Hannes Kostner | M. Sobczak | G. Kreindl | S. Kanagavel | B. Marlin | H. Kostner | G. Hillmann
[1] Anna W. Topol,et al. Electrical integrity of state-of-the-art 0.13 /spl mu/m SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication , 2002, Digest. International Electron Devices Meeting,.
[2] P. De Moor,et al. Simultaneous Cu-Cu and Compliant Dielectric Bonding for 3D Stacking of ICs , 2007, 2007 IEEE International Interconnect Technology Conferencee.
[3] Andreas Ostmann,et al. 3D System Integration Technologies , 2003 .
[4] Barbara Charlet. 3-D Integration Latest Developments at LETI , 2006 .
[5] J.-Q. Lu,et al. Wafer bonding of damascene-patterned metal/adhesive redistribution layers for via-first three-dimensional (3D) interconnect , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..