Low-voltage flip-flop-based frequency divider up to 92-GHz in 130-nm SiGe BiCMOS technology

This paper presents a flip-flop-based pseudo-current-mode logic (CML) 2:1 frequency divider designed in 130 nm SiGe BiCMOS technology. We use an auxiliary transistor to increase the current thru the data pair, known as the “keep-alive” bias technique. Thereby one can easily control the asymmetry of the period by tuning the gate voltage of the auxiliary transistor. This enables tunable divider's self-oscillation frequency (SOF) enhancement. The effect is confirmed in measurement by showing that the highest division frequency can be increased by up to 25 GHz. The frequency divider operates from 14 GHz to 89 GHz consuming 21 mA from a 1.2 V supply, or from 2 GHz to 92.5 GHz consuming 37 mA from a 1.5 V supply. To the authors' knowledge, the presented divider achieves the highest ratio of frequency range to power consumption reported to date.

[1]  K.T. Kornegay,et al.  A 40 GHz 2.1 V static frequency divider in SiGe using a low-voltage latch topology , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[2]  S.P. Voinigescu,et al.  SiGe BiCMOS topologies for low-voltage millimeter-wave voltage controlled oscillators and frequency dividers , 2006, Digest of Papers. 2006 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems.

[3]  Rudolf Lachner,et al.  Advanced Heterojunction Bipolar Transistor for Half-THz SiGe BiCMOS Technology , 2015, IEEE Electron Device Letters.

[4]  Marko Sokolich,et al.  1.3 V supply voltage 38 GHz static frequency divider , 2004 .

[5]  S.P. Voinigescu,et al.  Low-Power, Low-Phase Noise SiGe HBT Static Frequency Divider Topologies up to 100 GHz , 2006, 2006 Bipolar/BiCMOS Circuits and Technology Meeting.

[6]  Mark J. W. Rodwell,et al.  66 GHz static frequency divider in transferred-substrate HBT technology , 1999, 1999 IEEE Radio Frequency Integrated Circuits Symposium (Cat No.99CH37001).

[7]  K. Aufinger,et al.  SiGe HBT and BiCMOS process integration optimization within the DOTSEVEN project , 2015, 2015 IEEE Bipolar/BiCMOS Circuits and Technology Meeting - BCTM.

[8]  Behzad Razavi,et al.  Design techniques for low-voltage high-speed digital bipolar circuits , 1994 .

[9]  V. P. Trivedi,et al.  A tunable flipflop-based frequency divider up to 113 GHz and a fully differential 77GHz push-push VCO in SiGe BiCMOS technology , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[10]  A. Rylyakov,et al.  Static bipolar 11 GHz SiGe divider with 1V power supply , 2003, 2003 Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (IEEE Cat. No.03CH37440).