Reducing the soft-error rate of a high-performance microprocessor