Using static scheduling techniques for the retargeting of high speed, compiled simulators for embedded processors from an abstract machine description

Instruction set simulators are indispensable tools for both the design of programmable architectures and software development. However, due to a constantly increasing processor complexity and the frequent demand for cycle-accurate models, such simulators have become defectively slow. The principle of compiled simulation addresses this shortcoming. Compiled simulators make use of a priori knowledge to accelerate simulation, with the highest efficiency achieved by employing static scheduling techniques. In the past, such statically scheduled simulators have only been implemented for specific DSP architectures. The approach presented discusses the application of static scheduling techniques to retargetable simulation tools based on the processor description language LISA. Principles and implementation issues are discussed, and results are presented for two selected processor architectures.

[1]  Srinivas Devadas,et al.  A methodology for accurate performance evaluation in architecture exploration , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[2]  James R. Larus,et al.  Facile: a language and compiler for high-performance processor simulators , 2001, PLDI '01.

[3]  Edwin A. Harcourt,et al.  Generation Of Software Tools From Processor Descriptions For Hardware/software Codesign , 1997, Proceedings of the 34th Design Automation Conference.

[4]  Heinrich Meyr,et al.  Retargeting of compiled simulators for digital signal processors using a machine description language , 2000, DATE '00.

[5]  Rainer Leupers,et al.  Generation of interpretive and compiled instruction set simulators , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[6]  Maria Freericks,et al.  The nml machine description formalism , 1991 .

[7]  Gerhard Fettweis,et al.  A generic tool set for application specific processor architectures , 2000, CODES '00.

[8]  Chuck Siska,et al.  A processor description language supporting retargetable multi-pipeline DSP program development tools , 1998, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210).

[9]  Stefan Pees,et al.  Fast Simulation of the TI TMS320C54x DSP , 1997 .

[10]  Nikil D. Dutt,et al.  V-SAT: a visual specification and analysis tool for system-on-chip exploration , 2001, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium.

[11]  Heinrich Meyr,et al.  A survey on modeling issues using the machine description language LISA , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[12]  Rajat Moona,et al.  Processor modeling for hardware software codesign , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[13]  Richard L. Sites,et al.  Binary translation , 1993, CACM.

[14]  Nikil D. Dutt,et al.  EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[15]  James A. Rowson,et al.  Hardware / Software Co-Simulation , 2000 .