Full-speed field programmable memory BIST supporting multi-level looping

A full-speed field-programmable memory BIST controller is proposed. The proposed instruction and architecture designs enable full-speed operation of algorithms containing more than one level of looping.

[1]  John E. Barth,et al.  Embedded DRAM built in self test and methodology for test insertion , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[2]  Shambhu J. Upadhyaya,et al.  On programmable memory built-in self test architectures , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[3]  Cheng-Wen Wu,et al.  A Programmable BIST Core for Embedded DRAM , 1999, IEEE Des. Test Comput..

[4]  Nilanjan Mukherjee,et al.  Full-speed field-programmable memory BIST architecture , 2005, IEEE International Conference on Test, 2005..

[5]  Paolo Bernardi,et al.  Exploiting programmable bist for the diagnosis of embedded memory cores , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[6]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[7]  Manoj Sachdev.  Open Defects in CMOS RAM Address Decoders , 1997, IEEE Des. Test Comput..