Fabrication and characterization of nanowire transistors with solid-phase crystallized poly-Si channels

The performance of thin-film transistors with a novel poly-Si nanowire channel prepared by solid-phase crystallization is investigated in this paper. As compared with conventional planar devices having self-aligned source/drain, the new devices show an improved on-current per unit width and better control over the short channel effects. The major conduction mechanism of the off-state leakage is identified as the gate-induced drain leakage, and it is closely related to the source/drain implant condition and the unique device structure

[1]  I. Wu,et al.  Hydrogen diffusion in polycrystalline silicon thin films , 1992 .

[2]  Chimoon Huang,et al.  Mechanisms of interface trap-induced drain leakage current in off-state n-MOSFET's , 1995 .

[3]  Fabrication of high-mobility p-channel poly-Si thin film transistors by self-aligned metal-induced lateral crystallization , 1996 .

[4]  P. Ko,et al.  The behavior of narrow-width SOI MOSFETs with MESA isolation , 2000 .

[5]  Mansun Chan,et al.  Super thin-film transistor with SOI CMOS performance formed by a novel grain enhancement method , 2000 .

[6]  Charles M. Lieber,et al.  Directed assembly of one-dimensional nanostructures into functional networks. , 2001, Science.

[7]  C. Lieber,et al.  Nanowire Nanosensors for Highly Sensitive and Selective Detection of Biological and Chemical Species , 2001, Science.

[8]  W. Nam,et al.  A new multi-channel dual-gate poly-Si TFT employing excimer laser annealing recrystallization on pre-patterned a-Si thin film , 2002, Digest. International Electron Devices Meeting,.

[9]  Xiangfeng Duan,et al.  High-performance thin-film transistors using semiconductor nanowires and nanoribbons , 2003, Nature.

[10]  Xuema Li,et al.  Sequence-Specific Label-Free DNA Sensors Based on Silicon Nanowires , 2004 .

[11]  Yi Cui,et al.  Controlled Growth and Structures of Molecular-Scale Silicon Nanowires , 2004 .

[12]  Chenming Hu,et al.  5nm-gate nanowire FinFET , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[13]  Y. Leblebici,et al.  A new logic family based on hybrid MOSFET-polysilicon nanowires , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[14]  J.M. Kim,et al.  Nanoelectromechanical DRAM for ultra-large-scale integration (ULSI) , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[15]  T.-Y. Huang,et al.  A simple and low-cost method to fabricate TFTs with poly-Si nanowire channel , 2005, IEEE Electron Device Letters.

[16]  T.-Y. Huang,et al.  High-performance TFTs with Si nanowire channels enhanced by metal-induced lateral crystallization , 2006, IEEE Electron Device Letters.