Memory compact high-speed QC-LDPC decoder

In this paper, compact memory strategies for partially parallel Quasi-cyclic LDPC (QC-LDPC) decoder architecture are proposed. By compacting several adjacent rows hard decisions and extrinsic messages into one memory entry, which not only reduces the number of memory banks for hard decisions, but also facilitates multiple data accesses per clock cycle, the throughput of the decoder is increased. We demonstrate significant benefits of using the proposed techniques with an FPGA implementation of a CCSDS LDPC decoder on Xilinx XC5VLX330 device. It shows that our decoder can operate at a maximum frequency of 250 MHz after place and route and achieve a throughput up to 2 Gbps at 14 iterations.

[1]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[2]  Ajay Dholakia,et al.  Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.

[3]  Zhongfeng Wang,et al.  Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Ning Chen,et al.  Optimal Overlapped Message Passing Decoding of Quasi-Cyclic LDPC Codes , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  David G. M. Mitchell,et al.  Quasi-cyclic LDPC codes based on pre-lifted protographs , 2011, ITW.

[6]  Joseph R. Cavallaro,et al.  VLSI Architecture for Layered Decoding of QC-LDPC Codes With High Circulant Weight , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Jianhua Lu,et al.  High speed LDPC decoder design based on general overlapped message-passing architecture , 2014, 2014 Sixth International Conference on Ubiquitous and Future Networks (ICUFN).

[8]  Oana Boncalo,et al.  FPGA architecture of multi-codeword LDPC decoder with efficient BRAM utilization , 2016, 2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[9]  Tingting Liang,et al.  Efficient Encoding of Quasi-Cyclic Low-Density Parity-Check Codes , 2018, 2018 IEEE 3rd Advanced Information Technology, Electronic and Automation Control Conference (IAEAC).