Interconnect capacitance estimation for FPGAs

The dynamic power consumed by a digital CMOS circuit is directly proportional to capacitance. In this paper, we consider pre-routing capacitance estimation for FPGAs and develop an empirical estimation model, suitable for use in power-aware placement, early power prediction, and other applications. We show that estimation accuracy is improved by considering aspects of the FPGA interconnect architecture in addition to generic parameters, such as net fanout and bounding box perimeter length. We also show that there is an inherent variability (noise) in the capacitance of nets routed using a commercial FPGA layout tool. This variability limits the accuracy attainable in capacitance estimation. Experimental results show that the proposed estimation model works well given the noise limitations.

[1]  Vaughn Betz,et al.  Timing-driven placement for FPGAs , 2000, FPGA '00.

[2]  Farid N. Najm,et al.  Pre-layout estimation of individual wire lengths , 2000, SLIP '00.

[3]  Steven J. E. Wilton,et al.  A Flexible Power Model for FPGAs , 2002, FPL.

[4]  Shankar Krishnamoorthy,et al.  Estimating routing congestion using probabilistic analysis , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Srinivas Katkoori,et al.  LUT-based FPGA technology mapping for power minimization with optimal depth , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[6]  Li Shang,et al.  Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.

[7]  Jan M. Rabaey,et al.  Low-Energy FPGAs - Architecture and Design , 2001 .

[8]  Majid Sarrafzadeh,et al.  FPGA Technology Mapping for Power Minimization , 1994, FPL.

[9]  Jason Helge Anderson,et al.  Switching activity analysis and pre-layout activity prediction for FPGAs , 2003, SLIP '03.

[10]  Kia Bazargan,et al.  Fast timing-driven partitioning-based placement for island style FPGAs , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[11]  M. Hutton,et al.  Adaptive delay estimation for partitioning-driven PLD placement , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[12]  John M. Cohn,et al.  There is life left in ASICs , 2003, ISPD '03.

[13]  Sung-Mo Kang,et al.  An empirical model for accurate estimation of routing delay in FPGAs , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[14]  Kaushik Roy,et al.  Power Dissipation Driven FPGA Place and Route Under Delay Constraints , 1994, FPL.

[15]  Fabio Somenzi,et al.  Power and delay reduction via simultaneous logic and placement optimization in FPGAs , 2000, DATE '00.