Segmented scan architecture using segment grouping for test cost reduction

This paper presents a segmented scan architecture to reduce both test application time and test power consumption. The proposed scan architecture partitions scan chains into several segments and groups these segments into several compatible segment groups. All segments within each compatible segment group are filled with test vector data in parallel. Since scan shift operations are limited to segments, the test application time and test power can be significantly reduced.

[1]  Zhiguo Bao,et al.  A new approach for circuit design optimization using Genetic Algorithm , 2008, 2008 International SoC Design Conference.

[2]  Kewal K. Saluja,et al.  Test application time reduction for sequential circuits with scan , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Ahmad A. Al-Yamani,et al.  Systematic Scan Reconfiguration , 2007, 2007 Asia and South Pacific Design Automation Conference.

[4]  Sandeep K. Gupta,et al.  ATPG for heat dissipation minimization during test application , 1994, Proceedings., International Test Conference.

[5]  Michael S. Hsiao,et al.  An Overlapping Scan Architecture for Reducing Both Test Time and Test Power by Pipelining Fault Detection , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Janak H. Patel,et al.  Reducing test application time for full scan embedded cores , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).

[7]  Kuen-Jong Lee,et al.  Test pattern generation and clock disabling for simultaneous test time and power reduction , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Niraj K. Jha,et al.  Testing of Digital Systems , 2003 .

[9]  Jinkyu Lee.  Low power scan testing and test data compression , 2006 .

[10]  Irith Pomeranz,et al.  Techniques for minimizing power dissipation in scan and combinational circuits during test application , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Jia-Guang Sun,et al.  Reconfigured Scan Forest for Test Application Cost, Test Data Volume, and Test Power Reduction , 2007, IEEE Transactions on Computers.

[12]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[13]  Krishnendu Chakrabarty,et al.  Design of built-in test generator circuits using width compression , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..