Whole-chip ESD protection design verification by CAD

CAD is essential to simulation, design and synthesis of on-chip ESD protection circuitry to ensure design prediction and verification at whole-chip level. This paper reviews a new function-based ESD CAD platform and design methodology, including arbitrary ESD protection device extraction algorithm, smart parametric ESD checking mechanism, smart ESD zapping simulation flow and new CAD tools enabling whole-chip ESD protection design verification. Practical design examples are presented.

[1]  Guang Chen,et al.  A 3D mixed-mode ESD protection circuit simulation-design methodology , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[2]  C. Duvvury,et al.  An automated tool for detecting ESD design errors , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[3]  Haigang Feng,et al.  A mixed-mode ESD protection circuit simulation-design methodology , 2003 .

[4]  E. Rosenbaum,et al.  Substrate resistance modeling and circuit-level simulation of parasitic device coupling effects for CMOS I/O circuits under ESD stress , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[5]  Haigang Feng,et al.  ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  Albert Wang,et al.  On a dual-polarity on-chip electrostatic discharge protection structure , 2001 .

[7]  Sung-Mo Kang,et al.  Circuit-level electrothermal simulation of electrical overstress failures in advanced MOS I/O protection devices , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Qiong Wu,et al.  ESDExtractor: A new technology-independent CAD tool for arbitrary ESD protection device extraction , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  S.G. Beebe,et al.  Simulation of complete CMOS I/O circuit response to CDM stress , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[10]  Q. Wu,et al.  A new algorithm for ESD protection device extraction based on subgraph isomorphism , 2002, Asia-Pacific Conference on Circuits and Systems.

[11]  S. Beebe,et al.  Characterization, modeling, and design of ESD protection circuits , 1998 .

[12]  Robert A. Proctor,et al.  Power network analysis for ESD robustness in a 90nm ASIC design system , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[13]  Haigang Feng,et al.  A review on RF ESD protection design , 2005, IEEE Transactions on Electron Devices.

[14]  S.H. Voldman.  ESD and latchup: Computer aided design (CAD) tools and methodologies for today and future VLSI designs , 2007, 2007 7th International Conference on ASIC.

[15]  F. Segal,et al.  A CHARACTERIZATION OF FIBRANT SEGAL CATEGORIES , 2006, math/0603400.

[16]  Albert Wang,et al.  ESDZapper: a new layout-level verification tool for finding critical discharging path under ESD stress , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[17]  Rouying Zhan,et al.  Real 3D electro-thermal simulation and analysis for ESD protection structures , 2004, Proceedings of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, 2004..

[18]  Albert Wang.  On-Chip Esd Protection for Integrated Circuits: An IC Design Perspective , 2002 .

[19]  Ganesh R. Shamnur,et al.  XStatic: A Simulation Based ESD Verification and Debug Environment , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[20]  Kartikeya Mayaram,et al.  Electrothermal simulation tools for analysis and design of ESD protection devices (NMOSFET) , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[21]  S. Voldman.  ESD : RF Technology and Circuits , 2006 .