Improved Offline Calibration of DAC Mismatch Errors in Delta–Sigma Data Converters

Element mismatch in the digital-to-analog converter (DAC) of a multibit $\Delta \Sigma $ data-converter greatly degrades the modulator’s in-band performance. One approach to correct these errors is to use an offline calibration method, based on measuring the output of the modulator in response to an in-band sinusoid. The drawback of this method, however, is the necessity for a distortion-free input sine-wave excitation. We propose a technique that dispenses with the need for a distortion-free input, thereby paving the way for the generation of the input tone on-chip. Apart from being a useful tool for debugging designs, it is a potential candidate for foreground calibration. Experimental results from a multibit modulator test chip, designed in a 180nm CMOS technology, are given.

[1]  Yun Chiu,et al.  15.1 A 24.7mW 45MHz-BW 75.3dB-SNDR SAR-assisted CT ΔΣ modulator with 2nd-order noise coupling in 65nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[2]  Nagendra Krishnapura.  Efficient determination of feedback DAC errors for digital correction in ΔΣ A/D converters , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[3]  Rui Paulo Martins,et al.  A 5.35 mW 10 MHz bandwidth CT third-order ΔΣ modulator with single Opamp achieving 79.6/84.5 dB SNDR/DR in 65 nm CMOS , 2017, 2017 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[4]  Mohammad Taherzadeh-Sani,et al.  A 350-MS/s Continuous-Time Delta–Sigma Modulator With a Digitally Assisted Binary-DAC and a 5-Bits Two-Step-ADC Quantizer in 130-nm CMOS , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Nan Sun,et al.  A 0.029-mm2 17-fJ/Conversion-Step Third-Order CT $\Delta\Sigma$ ADC With a Single OTA and Second-Order Noise-Shaping SAR Quantizer , 2019, IEEE Journal of Solid-State Circuits.

[6]  Shanthi Pavan,et al.  A 24mW Chopped CTDSM Achieving 103.5dB SNDR and 107.5dB DR in a 250kHz Bandwidth , 2019, 2019 Symposium on VLSI Circuits.

[7]  Gabor C. Temes,et al.  Multibit oversampled Σ-Δ A/D convertor with digital error correction , 1988 .

[8]  Hajime Shibata,et al.  A −89-dBc IMD3 DAC Sub-System in a 465-MHz BW CT Delta-Sigma ADC Using a Power and Area Efficient Calibration Technique , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Gabor C. Temes,et al.  The Delta¿¿¿Sigma Toolbox , 2017 .