Performance analysis of different special moduli sets for RNS-based inner product step processor

This paper studies the performance of RNS-based inner product step processor of different special moduli sets. The processor is generic with programmable number of modulo additions and multiplications. Such processor is the core of FIR filters and FIR filter-like functions such as correlators, convolvers, DFT/FFT/DCT, etc. In our study, five different RNSs with modulo arithmetic friendly moduli of the forms 2n and 2n±1 are selected for the implementation of inner product step processor. Their relative performances in terms of power dissipation, area and delay are compared. A good insight into these RNSs has been established to help with the choice of an appropriate special moduli set for a given application scenario.

[1]  Costas Efstathiou,et al.  Area-time efficient modulo 2/sup n/-1 adder design , 1994 .

[2]  G. Jullien,et al.  An algorithm for multiplication modulo (2/spl and/N-1) , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[3]  Mahesh Mehendale,et al.  Low power realization of residue number system based FIR filters , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[4]  Chip-Hong Chang,et al.  An Efficient Reverse Converter for the 4-Moduli Set 2 n 1 , 2 n , 2 n + 1 , 22 n + 1 Based on the New Chinese Remainder Theorem , 2001 .

[5]  Gian Carlo Cardarilli,et al.  Tradeoffs between residue number system and traditional FIR filters , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  Hong Shen,et al.  Adder based residue to binary number converters for (2n-1, 2n, 2n+1) , 2002, IEEE Trans. Signal Process..

[7]  Haridimos T. Vergos,et al.  Diminished-One Modulo 2n+1 Adder Design , 2002, IEEE Trans. Computers.

[8]  Chip-Hong Chang,et al.  An efficient reverse converter for the 4-moduli set {2/sup n/ - 1, 2/sup n/, 2/sup n/ + 1, 2/sup 2n/ + 1} based on the new Chinese remainder theorem , 2003 .

[9]  Wei Wang,et al.  RNS application for digital image processing , 2004 .

[10]  Chip-Hong Chang,et al.  Efficient reverse converters for four-moduli sets { 2n−1, 2n, 2n+1, 2n+1−1} and {2n−1, 2n, 2n+1, 2n−1−1} , 2005 .

[11]  Bin Cao.  VLSI efficient architectures for triple moduli based RNS computations , 2006 .

[12]  Chip-Hong Chang,et al.  A Residue-to-Binary Converter for a New Five-Moduli Set , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  G.C. Cardarilli,et al.  Residue Number System for Low-Power DSP Applications , 2007, 2007 Conference Record of the Forty-First Asilomar Conference on Signals, Systems and Computers.