System-level estimation of threshold voltage degradation due to NBTI with I/O measurements

With the scaling of CMOS technology, Negative Bias Temperature Instability (NBTI) and Process Variations (PV) are serious issues for transistors. Normally, degradation due to NBTI is modeled based on test structure data or ring oscillators embedded within product die. In this paper, we present a method to determine the initial average channel length (L) and threshold voltage (Vth0) for individual chips, together with NBTI model parameters through I/O measurements. We determine a relationship between ΔVth, Vth0, L and ground signal variation and fit models to the simulation results. The voltage of the ground signal is used for the calculation of the delay and amplitude shifts which are used to extract PV and NBTI parameters. Then, we calculate the lifetime for each chip individually using calibrated NBTI models, accounting for process variations. The methodology enables the extraction of NBTI and PV model parameters for individual chips, not just for the manufacturing process, and hence it becomes possible to differentiate chips that have different parameters initially and are more or less vulnerable to NBTI.

[1]  Chang-Chih Chen,et al.  System-level modeling and reliability analysis of microprocessor systems , 2013, 5th IEEE International Workshop on Advances in Sensors and Interfaces IWASI.

[2]  Vivek De,et al.  Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  M. Denais,et al.  NBTI degradation: From physical mechanisms to modelling , 2006, Microelectron. Reliab..

[4]  S. Machlup,et al.  Noise in Semiconductors: Spectrum of a Two‐Parameter Random Signal , 1954 .

[5]  Mehdi Baradaran Tahoori,et al.  Aging-aware timing analysis considering combined effects of NBTI and PBTI , 2013, International Symposium on Quality Electronic Design (ISQED).

[6]  Vivek De,et al.  Forward body bias for microprocessors in 130nm technology generation and beyond , 2002, VLSIC 2002.

[7]  Ralf Brederlow,et al.  Statistical model for MOSFET low-frequency noise under cyclo-stationary conditions , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[8]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[9]  Yu Cao,et al.  Predictive Modeling of the NBTI Effect for Reliable Design , 2006, IEEE Custom Integrated Circuits Conference 2006.

[10]  M. J. Kirton,et al.  Noise in solid-state microstructures: A new perspective on individual defects, interface states and low-frequency (1/ƒ) noise , 1989 .

[11]  Yu Cao,et al.  The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  H. Reisinger,et al.  Analysis of NBTI Degradation- and Recovery-Behavior Based on Ultra Fast VT-Measurements , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[13]  Eric A. M. Klumperink,et al.  Low-Frequency Noise Phenomena in Switched MOSFETs , 2007, IEEE Journal of Solid-State Circuits.

[14]  Chang-Chih Chen,et al.  System-level modeling of microprocessor reliability degradation due to BTI and HCI , 2014, 2014 IEEE International Reliability Physics Symposium.

[15]  S. Krishnan,et al.  A Model for NBTI in Nitrided Oxide MOSFETs Which Does Not Involve Hydrogen or Diffusion , 2011, IEEE Transactions on Device and Materials Reliability.

[16]  T. Grasser,et al.  Evidence That Two Tightly Coupled Mechanisms Are Responsible for Negative Bias Temperature Instability in Oxynitride MOSFETs , 2009, IEEE Transactions on Electron Devices.

[17]  Jianxin Fang,et al.  The Impact of BTI Variations on Timing in Digital Logic Circuits , 2013, IEEE Transactions on Device and Materials Reliability.

[18]  Sachin S. Sapatnekar,et al.  Adaptive Techniques for Overcoming Performance Degradation Due to Aging in CMOS Circuits , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Costas J. Spanos,et al.  Fundamentals of Semiconductor Manufacturing and Process Control , 2006 .

[20]  Linda S. Milor,et al.  Via wearout detection with on chip monitors , 2009, 2009 3rd International Workshop on Advances in sensors and Interfaces.

[21]  D. Ang,et al.  Reassessing the Mechanisms of Negative-Bias Temperature Instability by Repetitive Stress/Relaxation Experiments , 2011, IEEE Transactions on Device and Materials Reliability.

[22]  Yu Cao,et al.  Aging statistics based on trapping/detrapping: Silicon evidence, modeling and long-term prediction , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[23]  B. Kaczer,et al.  Statistical Model for MOSFET Bias Temperature Instability Component Due to Charge Trapping , 2011, IEEE Transactions on Electron Devices.

[24]  Sanjay Pant,et al.  A self-tuning DVS processor using delay-error detection and correction , 2005, IEEE Journal of Solid-State Circuits.

[25]  Noen Given,et al.  A Novel Gate-level NBTI Delay Degradation Model with Stacking Effect , 2007 .

[26]  John Keane,et al.  An All-In-One Silicon Odometer for Separately Monitoring HCI, BTI, and TDDB , 2010, IEEE Journal of Solid-State Circuits.

[27]  T. Grasser,et al.  The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress , 2010, 2010 IEEE International Reliability Physics Symposium.

[28]  Dieter K. Schroder,et al.  Negative bias temperature instability: What do we understand? , 2007, Microelectron. Reliab..

[29]  Mark Mohammad Tehranipoor,et al.  Design and Analysis of a Delay Sensor Applicable to Process/Environmental Variations and Aging Measurements , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[30]  Roberto da Silva,et al.  Logarithmic behavior of the degradation dynamics of metal?oxide?semiconductor devices , 2010, 1002.3571.

[31]  João Paulo Teixeira,et al.  Programmable aging sensor for automotive safety-critical applications , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[32]  R. Degraeve,et al.  Origin of NBTI variability in deeply scaled pFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[33]  Srikanth Krishnan,et al.  Product drift from NBTI: Guardbanding, circuit and statistical effects , 2010, 2010 International Electron Devices Meeting.

[34]  S. John,et al.  NBTI impact on transistor and circuit: models, mechanisms and scaling effects [MOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.

[35]  Costas J. Spanos,et al.  Fundamentals of Semiconductor Manufacturing and Process Control: May/Fundamentals of Semiconductor Manufacturing and Process Control , 2006 .

[36]  Kenneth M. Butler,et al.  A design-for-reliability approach based on grading library cells for aging effects , 2013, 2013 IEEE International Test Conference (ITC).