Reliability and structural design of a wafer-level 3D integration scheme with W TSVs based on Cu-oxide hybrid wafer bonding
暂无分享,去创建一个
T. M. Shaw | K. N. Chen | C. Cabral | G. Zuo
[1] Proceedings of the IEEE , 2018, IEEE Journal of Emerging and Selected Topics in Power Electronics.
[2] Robert S. Patti,et al. Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs , 2006, Proceedings of the IEEE.