SUPERB: Simulator Utilizing Parallel Evaluation of Resistive Bridges

A high-performance resistive bridging fault simulator SUPERB (Simulator Utilizing Parallel Evaluation of Resistive Bridges) is proposed. It is based on fault sectioning in combination with parallel-pattern or parallel-fault multiple- stuck-at simulation. It outperforms a conventional interval-based resistive bridging fault simulator by 60times to 120times while delivering identical results. Further competing tools are out-performed by several orders of magnitude.

[1]  Bernd Becker,et al.  Resistive Bridging Fault Simulation of Industrial Circuits , 2008, 2008 Design, Automation and Test in Europe.

[2]  Terumine Hayashi,et al.  Faulty resistance sectioning technique for resistive bridging fault ATPG systems , 2001, Proceedings 10th Asian Test Symposium.

[3]  Wojciech Maly,et al.  From Contamination to Defects, Faults and Yield Loss , 1996 .

[4]  Robert C. Aitken.  Finding defects with fault models , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[5]  Janak H. Patel,et al.  E-PROOFS: a CMOS bridging fault simulator , 1992, ICCAD.

[6]  Bernd Becker,et al.  Resistive Bridge fault model evolution from conventional to ultra deep submicron , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[7]  Yuyun Liao,et al.  Fault coverage analysis for physically-based CMOS bridging faults at different power supply voltages , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[8]  Susmita Sur-Kolay,et al.  Test pattern generation for power supply droop faults , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[9]  Tracy Larrabee,et al.  Test Pattern Generation for Realistic Bridge Faults in CMOS ICs , 1991, 1991, Proceedings. International Test Conference.

[10]  Tracy Larrabee,et al.  Accurate and Efficient Fault Simulation of Realistic CMOS Network Breaks , 1995, 32nd Design Automation Conference.

[11]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[12]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[13]  Heinrich Theodor Vierhaus,et al.  CMOS bridges and resistive transistor faults: IDDQ versus delay effects , 1993, Proceedings of IEEE International Test Conference - (ITC).

[14]  Robert C. Aitken,et al.  Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds , 1993, Proceedings of IEEE International Test Conference - (ITC).

[15]  John Paul Shen,et al.  Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[16]  Michele Favalli,et al.  Analysis of dynamic effects of resistive bridging faults in CMOS and BiCMOS digital ICs , 1993, Proceedings of IEEE International Test Conference - (ITC).

[17]  Sreejit Chakravarty,et al.  A scalable and efficient methodology to extract two node bridges from large industrial circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[18]  D. M. H. Walker,et al.  PROBE: a PPSFP simulator for resistive bridging faults , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[19]  Florence Azaïs,et al.  Detection of Defects Using Fault Model Oriented Test Sequences , 1999, J. Electron. Test..

[20]  Bernd Becker,et al.  Modeling feedback bridging faults with non-zero resistance , 2003, The Eighth IEEE European Test Workshop, 2003. Proceedings..

[21]  Kwang-Ting Cheng,et al.  Pattern generation for delay testing and dynamic timing analysisconsidering power-supply noise effects , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Bernd Becker,et al.  SUPERB: Simulator Utilizing Parallel Evaluation of Resistive Bridges , 2007 .

[23]  M. Ray Mercer,et al.  REDO-random excitation and deterministic observation-first commercial experiment , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[24]  Bernd Becker,et al.  Automatic test pattern generation for resistive bridging faults , 2004, Proceedings. 2004 IEEE International Workshop on Current and Defect Based Testing (IEEE Cat. No.04EX1004).

[25]  Janak H. Patel,et al.  Fast and accurate CMOS bridging fault simulation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[26]  Steven D. Millman,et al.  AN ACCURATE BRIDGING FAULT TEST PATTERN GENERATOR , 1991, 1991, Proceedings. International Test Conference.

[27]  Irith Pomeranz,et al.  Compact test sets for high defect coverage , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[28]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[29]  Irith Pomeranz,et al.  Exact computation of maximally dominating faults and its application to n-detection tests for full-scan circuits , 2004 .

[30]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques experiment results , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[31]  Janak H. Patel,et al.  E-PROOFS: A CMOS bridging fault simulator , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[32]  Mark Mohammad Tehranipoor,et al.  Pattern generation and estimation for power supply noise analysis , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[33]  Gang Chen,et al.  A unified fault model and test generation procedure for interconnect opens and bridges , 2005, European Test Symposium (ETS'05).

[34]  Melvin A. Breuer,et al.  Test generation for ground bounce in internal logic circuitry , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[35]  Edward J. McCluskey,et al.  "RESISTIVE SHORTS" WITHIN CMOS GATES , 1991, 1991, Proceedings. International Test Conference.

[36]  Bernd Becker,et al.  Simulating Resistive-Bridging and Stuck-At Faults , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[37]  Rosa Rodríguez-Montañés,et al.  Bridging defects resistance measurements in a CMOS process , 1992, Proceedings International Test Conference 1992.

[38]  Sandip Kundu,et al.  Defect-Based Test : A Key Enabler for Successful Migration to Structural Test , 1999 .

[39]  Weiping Shi,et al.  A circuit level fault model for resistive bridges , 2003, TODE.

[40]  D. M. H. Walker,et al.  Resistive bridge fault modeling, simulation and test generation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[41]  Kozo Kinoshita,et al.  Precise test generation for resistive bridging faults of CMOS combinational circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[42]  Michel Renovell,et al.  The concept of resistance interval: a new parametric model for realistic resistive bridging fault , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[43]  Jacob A. Abraham,et al.  A Multivalued Algebra For Modeling Physical Failures in MOS VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[44]  D. M. H. Walker,et al.  Accurate fault modeling and fault simulation of resistive bridges , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[45]  Michel Renovell,et al.  CMOS bridging fault modeling , 1994, Proceedings of IEEE VLSI Test Symposium.

[46]  Sandeep K. Gupta,et al.  Accurate modeling and fault simulation of Byzantine resistive bridges , 2007, 2007 25th International Conference on Computer Design.