A flexible multi-core functional cache simulator (FM-SIM)

This paper presents a flexible multi-core functional cache memory simulator to design and evaluate memory hierarchies for modern general-purpose or embedded processors. The proposed simulator needs to work with Pin, which is an open-source dynamic instrumentation tool provided by Intel. The Pin intercepts the execution of instructions and generates a sequence code (traces) to feed into the simulator for any selected benchmark programs, such as SPEC2006, SPLASH2, or PARSEC. We have a plan to release this simulator as an open-source (like Pin) to support research and/or academic community for their purpose. In addition, we expect more functions can be updated on top of this simulator to share by the research community.

[1]  Vijay Nagarajan,et al.  TSO-CC: Consistency directed cache coherence for TSO , 2014, 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA).

[2]  David R. Kaeli,et al.  Multi2Sim: A simulation framework for CPU-GPU computing , 2012, 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT).

[3]  Zhenzhou Ji,et al.  An optimized method of memory simulation accuracy in multicore multithread processor , 2012 .

[4]  Harish Patil,et al.  Pin: building customized program analysis tools with dynamic instrumentation , 2005, PLDI '05.

[5]  Trevor N. Mudge,et al.  Trace-driven memory simulation: a survey , 1997, CSUR.

[6]  P. Ratanaworabhan.  Functional cache simulator for multicore , 2012, 2012 9th International Conference on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology.

[7]  Eduardo Sanchez,et al.  A Study of a Simultaneous Multithreaded Processor Implementation , 1999, Euro-Par.

[8]  Todd M. Austin,et al.  The SimpleScalar tool set, version 2.0 , 1997, CARN.

[9]  Kai Li,et al.  PARSEC vs. SPLASH-2: A quantitative comparison of two multithreaded benchmark suites on Chip-Multiprocessors , 2008, 2008 IEEE International Symposium on Workload Characterization.

[10]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[11]  Vijay Nagarajan,et al.  RC3: Consistency Directed Cache Coherence for x86-64 with RC Extensions , 2015, 2015 International Conference on Parallel Architecture and Compilation (PACT).

[12]  Naraig Manjikian.  Enhancements and applications of the SimpleScalar simulator for undergraduate and graduate computer architecture education , 2000, WCAE '00.

[13]  Collin McCurdy,et al.  Using Pin as a memory reference generator for multiprocessor simulation , 2005, CARN.