Multiple Si layer ICs: motivation, performance analysis, and design implications

Continuous scaling of VLSI circuits is reducing gate delays but rapidly increasing interconnect delays. Semiconductor Industry Association (SIA) roadmap predicts that, beyond the 130 nm technology node, performance improvement of advanced VLSI is likely to begin to saturate unless a paradigm shift from present IC architecture is introduced. This paper presents a comprehensive analytical treatment of ICs with multiple Si layers (3-D ICs). It is shown that significant improvement in performance (more than 145%) and reduction in wire-limited chip area can be achieved with 3-D ICs with vertical inter-layer interconnects (VILICs). This analysis is based on dividing a chip into separate blocks, each occupying a separate physical level. A scheme to optimize interconnect distribution among different interconnect tiers is presented and the effect of transferring the repeaters to upper Si layers has been quantified in this analysis. Furthermore, thermal analysis of ICs with two Si layers is presented. It is demonstrated that using a thermally responsible design and/or a high-performance heat sinking technology, die temperatures for ICs with two Si layers can be reduced well below present die temperatures. Finally, implications of 3-D architecture on several circuit designs are also discussed.

[1]  Young Jin Choi,et al.  A High Performance Polycrystalline Silicon Thin Film Transistor Using A Metal Induced Crystallization With A Ni Solution , 1998, Digest of Papers. Microprocesses and Nanotechnology'98. 198 International Microprocesses and Nanotechnology Conference (Cat. No.98EX135).

[2]  T. Nishimura,et al.  Concept and basic technologies for 3-D IC structure , 1986, 1986 International Electron Devices Meeting.

[3]  E. Demoulin,et al.  ST-CMOS (Stacked Transistors CMOS): A double-poly-NMOS-compatible CMOS technology , 1981, 1981 International Electron Devices Meeting.

[4]  W. Dally.  Interconnect-limited VLSI architecture , 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247).

[5]  Tan Fu Lei,et al.  Characterization of Polycrystalline Silicon Thin Film Transistors Fabricated by Ultrahigh-Vacuum Chemical Vapor Deposition and Chemical Mechanical Polishing , 1997 .

[6]  Sangwoo Pae,et al.  Multiple layers of silicon-on-insulator for nanostructure devices , 1999 .

[7]  B. Ahn,et al.  Thin-film transistors fabricated with poly-Si films crystallized at low temperature by microwave annealing , 1999 .

[8]  A. Amerasekera,et al.  The effect of interconnect scaling and low-k dielectric on the thermal characteristics of the IC metal , 1996, International Electron Devices Meeting. Technical Digest.

[9]  M. Nakano,et al.  3-D SOI/CMOS , 1984, 1984 International Electron Devices Meeting.

[10]  Jason Cong,et al.  An efficient technique for device and interconnect optimization in deep submicron designs , 1998, ISPD '98.

[11]  Krishna C. Saraswat,et al.  Novel 3-D structures [ICs] , 1999, 1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345).

[12]  R.K. Watts,et al.  Tenth-micron polysilicon thin-film transistors , 1993, IEEE Electron Device Letters.

[13]  K.C. Saraswat,et al.  A simple EEPROM cell using twin polysilicon thin film transistors , 1994, IEEE Electron Device Letters.

[14]  Masaki Hara,et al.  High performance poly-Si TFTs fabricated using pulsed laser annealing and remote plasma CVD with low temperature processing , 1995 .

[15]  James D. Meindl,et al.  A stochastic wire length distribution for gigascale integration (GSI) , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[16]  W. Pamler,et al.  Three dimensional metallization for vertically integrated circuits , 1997, European Workshop Materials for Advanced Metallization,.

[17]  Robert K. Brayton,et al.  Planning for performance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[18]  N. Sasaki,et al.  Three-dimensional CMOS IC's Fabricated by using beam recrystallization , 1983, IEEE Electron Device Letters.

[19]  P. Roper,et al.  Full copper wiring in a sub-0.25 /spl mu/m CMOS ULSI technology , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[20]  M. T. Bohr,et al.  Technology for advanced high-performance microprocessors , 1998 .

[21]  P.D. Fischer.  Clock cycle estimations for future microprocessor generations , 1997, 1997 Proceedings Second Annual IEEE International Conference on Innovative Systems in Silicon.

[22]  Werner Weber,et al.  Performance improvement of the memory hierarchy of RISC-systems by application of 3-D-technology , 1995, 1995 Proceedings. 45th Electronic Components and Technology Conference.

[23]  Yong Woo Cboi,et al.  Thin-film transistors fabricated with poly-Si films crystallized at low temperature by microwave annealing , 1999, IEEE Electron Device Letters.

[24]  G. A. Sai-Halasz,et al.  Performance trends in high-end processors , 1995, Proc. IEEE.

[25]  Atsushi Masuda,et al.  Low-temperature crystallization of amorphous silicon using atomic hydrogen generated by catalytic reaction on heated tungsten , 1999 .

[26]  N. Rohrer.  A 480MHz RISC microprocessor in a 0.12μm Leff CMOS technology with copper interconnections , 1998 .

[27]  James D. Meindl,et al.  Low power microelectronics: retrospect and prospect , 1995, Proc. IEEE.

[28]  P. Carey,et al.  Low-temperature single-crystal Si TFTs fabricated on Si films processed via sequential lateral solidification , 1998, IEEE Electron Device Letters.

[29]  M. Kleiner,et al.  Thermal analysis of vertically integrated circuits , 1995, Proceedings of International Electron Devices Meeting.

[30]  S. Kusunoki,et al.  SOI/SOI/Bulk-Si triple-level structure for three-dimensional devices , 1986, IEEE Electron Device Letters.

[31]  Noriyoshi Yamauchi,et al.  Polycrystalline silicon thin films processed with silicon ion implantation and subsequent solid-phase crystallization: Theory, experiments, and thin-film transistor applications , 1994 .

[32]  C. R. Barrett.  Microprocessor Evolution And Technology Impact , 1993, Symposium 1993 on VLSI Technology.

[33]  R. Pease,et al.  High-performance heat sinking for VLSI , 1981, IEEE Electron Device Letters.

[34]  M. Morimoto,et al.  Three dimensional ICs, having four stacked active device layers , 1989, International Technical Digest on Electron Devices Meeting.

[35]  J. Nakata,et al.  Novel low‐temperature recrystallization of amorphous silicon by high‐energy ion beam , 1982 .

[36]  Miltiadis K. Hatalis,et al.  Polycrystalline silicon thin film transistors fabricated in various solid phase crystallized films deposited on glass substrates , 1999 .

[37]  Syed A. Rizvi.  Analyzing the tolerance and controls on critical dimensions and overlays as prescribed by the National Technology Roadmap for Semiconductors , 1997, Other Conferences.

[38]  Robert H. Dennard,et al.  CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.

[39]  Krishna C. Saraswat,et al.  High-performance germanium-seeded laterally crystallized TFTs for vertical device integration , 1998 .

[40]  M. Bohr.  Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[41]  M. Kleiner,et al.  Interconnect capacitances, crosstalk, and signal delay in vertically integrated circuits , 1995, Proceedings of International Electron Devices Meeting.

[42]  Jie Zhou,et al.  A Cu/low-/spl kappa/ dual damascene interconnect for high performance and low cost integrated circuits , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[43]  S. Aur,et al.  Utilization of plasma hydrogenation in stacked SRAM's with poly-Si PMOSFET's and bulk-Si NMOSFET's , 1991, IEEE Electron Device Letters.

[44]  Eiji Takeda,et al.  Advanced TFT SRAM cell technology using a phase-shift lithography , 1995 .

[45]  H.I. Smith,et al.  Crystalline silicon on insulators by graphoepitaxy , 1979, 1979 International Electron Devices Meeting.

[46]  R. Mountain,et al.  Vertical single-gate CMOS inverters on laser-processed multilayer substrates , 1981, 1981 International Electron Devices Meeting.

[47]  Y. Horiba,et al.  Three dimensional IC for high performance image signal processor , 1987, 1987 International Electron Devices Meeting.

[48]  K. Saraswat,et al.  Interconnect performance modeling for 3D integrated circuits with multiple Si layers , 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247).

[49]  D. Kramer,et al.  A 480 MHz RISC microprocessor in a 0.12 /spl mu/m L/sub eff/ CMOS technology with copper interconnects , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[50]  Roy L. Russo,et al.  On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.

[51]  R. Havemann,et al.  Damascene integration of copper and ultra-low-k xerogel for high performance interconnects , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[52]  Rafael Reif,et al.  Effects of Ge on Material and Electrical Properties of Polycrystalline Si1 − x Ge x for Thin‐Film Transistors , 1995 .

[53]  Behzad Razavi.  Challenges and trends in RF design , 1996, Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.

[54]  A. Nahman,et al.  Wire-length distribution of three-dimensional integrated circuits , 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247).

[55]  Seung-Ki Joo,et al.  Low temperature poly-Si thin-film transistor fabrication by metal-induced lateral crystallization , 1996 .

[56]  S. Das,et al.  A high performance 1.8 V, 0.20 /spl mu/m CMOS technology with copper metallization , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[57]  Kaushik Roy,et al.  Architecture and performance of 3-dimensional SOI circuits , 1999, 1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345).

[58]  Kenichi Takahara,et al.  A 9.5-in. 1.3-Mpixel low-temperature poly-Si TFT-LCD fabricated by solid-phase crystallization of very thin films and an ECR-CVD gate insulator , 1993 .

[59]  S. Akiyama,et al.  Multilayer CMOS device fabricated on laser recrystallized silicon islands , 1983, 1983 International Electron Devices Meeting.

[60]  Takashi Noguchi,et al.  Appearance of Single-Crystalline Properties in Fine-Patterned Si Thin Film Transistors (TFTs) by Solid Phase Crystallization (SPC) , 1993 .

[61]  David R. Kaeli,et al.  VLSI design in the 3rd dimension , 1998, Integr..

[62]  H. Sathianathan,et al.  A 330 MHz 4-way superscalar microprocessor , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[63]  Kenneth E. Goodson,et al.  Heat Conduction in Novel Electronic Films , 1999 .

[64]  Keh-Jeng Chang,et al.  2001 needs for multi-level interconnect technology , 1995 .

[65]  W. Weber,et al.  Performance modeling of the interconnect structure of a 3-dimensionally integrated RISC-processor/cache-system , 1995, 1995 Proceedings. 45th Electronic Components and Technology Conference.