Basic multiple-valued functions using recharge CMOS logic

In this paper, we present novel recharge logic for multiple-valued (MV) systems by utilizing semi-floating-gate (SFG) transistors. The recharge multiple-valued logic can be used to implement low-power digital transition logic circuits. The improvement in power dissipation is mainly in reduced dynamic power dissipation. In this paper, the basic functions suitable for synthesis of MV logic are presented. The main purpose is to level out the power dissipated by a digital system to obtain more suitable logic for mixed mode design.

[1]  Tadashi Shibata,et al.  Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2]  Yngvar Berg,et al.  A novel floating-gate binary signal to multiple-valued signal converter for multiple-valued CMOS logic , 2002, 9th International Conference on Electronics, Circuits and Systems.

[3]  Rafail Lashevsky,et al.  Neuron MOSFET as a way to design a threshold gates with the threshold and input weights alterable in real time , 1998, IEEE. APCCAS 1998. 1998 IEEE Asia-Pacific Conference on Circuits and Systems. Microelectronics and Integrating Systems. Proceedings (Cat. No.98EX242).

[4]  Kenneth C. Smith.  The Prospects for Multivalued Logic: A Technology and Applications View , 1981, IEEE Transactions on Computers.

[5]  Yngvar Berg,et al.  Novel floating-gate multiple-valued signal to binary signal converters for multiple-valued CMOS logic , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[6]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[7]  Snorre Aunet,et al.  Novel recharge semi-floating-gate CMOS logic for multiple-valued systems , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..