On a web-graph-based micronetwork architecture for SoCs
暂无分享,去创建一个
[1] Alain Greiner,et al. A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.
[2] C. D. Gelatt,et al. Optimization by Simulated Annealing , 1983, Science.
[3] Kees Goossens,et al. Concepts and Implementation of the Philips Network-on-Chip , 2003 .
[4] Sujit Dey,et al. On-chip communication architecture for OC-768 network processors , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[5] William J. Dally,et al. Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.
[6] Hoi-Jun Yoo,et al. An 800MHz star-connected on-chip network for application to systems on a chip , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[7] Fernando Gehm Moraes,et al. HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..
[8] Dake Liu,et al. Switched interconnect for system-on-a-chip design , 2000 .
[9] Axel Jantsch,et al. The Nostrum backbone-a communication protocol stack for Networks on Chip , 2004, 17th International Conference on VLSI Design. Proceedings..
[10] Rudy Lauwereins,et al. Interconnection Networks Enable Fine-Grain Dynamic Multi-tasking on FPGAs , 2002, FPL.
[11] Luca Benini,et al. Networks on chip: a new paradigm for systems on chip design , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.