High Level Synthesis with Multiple supply Voltages for Energy and Combined Peak Power Minimization

Low-power design is one of the dominant considerations for certain circuits, and energy consumption as well as power distribution is two important measurements. The paper proposes ILP-based high-level synthesis with multi-cycling and multiple supply voltages scheme, which focuses on energy reduction and combined peak power minimization. Experimental results show that the scheme can efficiently reduce the total energy, and obtain an improved power distribution in both temporal and spatial directions by cycle peak power and module peak power simultaneously optimizing

[1]  Niraj K. Jha,et al.  Leakage power analysis and reduction during behavioral synthesis , 2002, Proceedings 2000 International Conference on Computer Design.

[2]  Massoud Pedram,et al.  Power conscious CAD tools and methodologies: a perspective , 1995, Proc. IEEE.

[3]  A. Kumar,et al.  Minimizing switchings of the function units through binding for low power , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[4]  Saraju P. Mohanty,et al.  Simultaneous peak and average power minimization during datapath scheduling , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[5]  Saraju P. Mohanty,et al.  An ILP-based scheduling scheme for energy efficient high performance datapath synthesis , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[6]  Mark C. Johnson,et al.  Datapath scheduling with multiple supply voltages and level converters , 1997, TODE.

[7]  Sung-Mo Kang,et al.  An efficient method for hot-spot identification in ULSI circuits , 1999, ICCAD '99.

[8]  Saraju P. Mohanty,et al.  Energy efficient scheduling for datapath synthesis , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..

[9]  Niraj K. Jha,et al.  SCALP: an iterative-improvement-based low-power data path synthesis system , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  C. Chakrabarti,et al.  A low power scheduling scheme with resources operating at multiple voltages , 2002, IEEE Trans. Very Large Scale Integr. Syst..