Development of a prototype thermal management solution for 3-D stacked chip electronics by interleaved solid spreaders and synthetic jets

A design for cooling 3D stacked chip electronics is proposed using solid heat spreaders of high thermal conductivity interleaved between the chip layers. The spreaders conduct heat to the base of an advanced synthetic jet cooled heat sink. A prior computational study showed that for moderate power dissipations, 5 W in each 27times38 mm layer, a 250 mum thick copper heat spreader would conduct heat adequately. However, the mismatch in coefficient of thermal expansion between copper and silicon required large holes through the copper layer for electrical vias. The current study investigates the design of a thermal prototype for experimental testing. Each active layer will incorporate a thermal test die to simulate an FPGA and a smaller one to simulate a DRAM. The spreader layer will be silicon with no via holes. The heat sink will contact only three of the stack sides to allow wirebond connections on the fourth side. The effect of the power dissipated and the heat transfer coefficient applied to the peripheral surface are studied. In order to remove the heat from the edges of a multi-layer stack and transfer it to the ambient air, a novel active heat sink design has been implemented using a matrix of integrated synthetic jets. In previous synthetic jet heat sink designs, cooling air is entrained upstream of the heat sink and is driven along the length of the fins. In the new design, synthetic jets emanate from the base of the fins so that the induced jets and entrained (cooling) ambient air flow along the fin height. The velocity field of the active heat sink is mapped using particle image velocimetry (PIV). Thermal performance is characterized using a surrogate heater and embedded thermocouple sensors. The thermal performance of identical heat sinks cooled by the two synthetic jet approaches is compared. An improved third heat sink solution is introduced and compared to previous results

[1]  Y. Joshi,et al.  Parametric thermal modeling of 3D stacked chip electronics with interleaved solid heat spreaders , 2006, Thermal and Thermomechanical Proceedings 10th Intersociety Conference on Phenomena in Electronics Systems, 2006. ITHERM 2006..

[2]  Ari Glezer,et al.  Forced Air Cooling With Synthetic Jet Ejectors , 2005 .

[3]  M. Kleiner,et al.  Thermal analysis of vertically integrated circuits , 1995, Proceedings of International Electron Devices Meeting.

[4]  Sachin S. Sapatnekar,et al.  Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach , 2003, ICCAD.

[5]  D. Gerty,et al.  Design and Characterization of a Heat Sink Cooled by an Integrated Synthetic Jet Matrix , 2006, Thermal and Thermomechanical Proceedings 10th Intersociety Conference on Phenomena in Electronics Systems, 2006. ITHERM 2006..

[6]  G. Metze,et al.  Self-consistent modeling of heating and MOSFET performance in 3-D integrated circuits , 2005, IEEE Transactions on Electron Devices.

[7]  G. Metze,et al.  Coupled Simulation of Device Performance and Heating of Vertically Stacked Three-Dimensional Integrated Circuits , 2005, 2005 International Conference On Simulation of Semiconductor Processes and Devices.

[8]  Griffith B. Russell.  Local-and system-level thermal management of a single level integrated module (SLIM) using synthetic jet actuators , 1999 .

[9]  A. Glezer,et al.  The formation and evolution of synthetic jets , 1998 .

[10]  Sungjun Im,et al.  Integrated Microchannel Cooling for Three-Dimensional Electronic Circuit Architectures , 2005 .

[11]  Kaustav Banerjee,et al.  Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[12]  B. L. Button,et al.  A review of heat transfer data for single circular jet impingement , 1992 .