Nonlinear Signal-Specific ADC for Efficient Neural Recording in Brain-Machine Interfaces

A nonlinear ADC dedicated to the digitization of neural signals in implantable brain-machine interfaces is presented. Benefitting from an exponential quantization function, effective resolution of the proposed ADC in the digitization of action potentials is almost 2 bits more than its physical number of bits. Hence, it is shown in this paper that the choice of a proper nonlinear quantization function helps reduce the outgoing bit rate carrying the recorded neural data. Another major benefit of digitizing neural signals using the proposed signal-specific ADC is the considerable reduction in the background noise of the neural signal. The 8-b exponential ADC reported in this paper digitizes large action potentials with maximum resolution of 10.5 bits , while quantizing the small background noise is performed with a resolution of as low as 3 bits. Fully-integrated version of the circuit was designed and fabricated in a 0.18-μm CMOS process, occupying 0.036 mm2 silicon area. Designed based on a two-step successive-approximation register ADC architecture, the proposed ADC employs a piecewise-linear approximation of the target exponential function for quantization. Operating at a sampling frequency of 25 kS/s (typical for intra-cortical neural recording) and with a supply voltage of 1.8 V, the entire chip, including the ADC and reference circuits, dissipates 87.2 μW. According to the experiments, Noise-Content-Reduction Ratio (NCRR) of the ADC is 41.1 dB.

[1]  Chorng-Kuang Wang,et al.  A 8-bit 500-KS/s low power SAR ADC for bio-medical applications , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[2]  Gordon W. Roberts,et al.  An Introduction to Mixed-Signal IC Test and Measurement , 2000 .

[3]  Wouter A. Serdijn,et al.  A Sub-Microwatt Asynchronous Level-Crossing ADC for Biomedical Applications , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[4]  Mohamad Sawan,et al.  An Ultra-Low-Power Successive-Approximation-Based ADC for Implantable Sensing Devices , 2006, 2006 49th IEEE International Midwest Symposium on Circuits and Systems.

[5]  Ming Yin,et al.  Listening to Brain Microcircuits for Interfacing With External World—Progress in Wireless Implantable Microelectronic Neuroengineering Devices , 2010, Proceedings of the IEEE.

[6]  Sameer R. Sonkusale,et al.  An Adaptive Resolution Asynchronous ADC Architecture for Data Compression in Energy Constrained Sensing Applications , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Mohamad Sawan,et al.  Wavelet transforms dedicated to compress recorded ENGs from multichannel implants: comparative architectural study , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[8]  H. Tenhunen,et al.  A second order sigma delta modulator using semi–uniform quantizer with 81dB dynamic range at 32x OSR , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[9]  Franco Maloberti,et al.  Smart sensor interface with A/D conversion and programmable calibration , 1994, IEEE J. Solid State Circuits.

[10]  Amir M. Sodagar,et al.  Microelectrodes, Microelectronics, and Implantable Neural Microsystems , 2008, Proceedings of the IEEE.

[11]  Jian Guo,et al.  An Area-Efficient and Low-Power Logarithmic A/D Converter for Current-Mode Sensor Array , 2009, IEEE Sensors Journal.

[12]  Ying Yao,et al.  An Implantable 64-Channel Wireless Microsystem for Single-Unit Neural Recording , 2009, IEEE Journal of Solid-State Circuits.

[13]  N.C. Guerrini,et al.  An ultralow-power switched opamp-based 10-B integrated ADC for implantable biomedical applications , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Shi-Yu Huang,et al.  Low-cost logarithmic CMOS image sensing by nonlinear analog-to-digital conversion , 2005, IEEE Transactions on Consumer Electronics.

[15]  Awais M. Kamboh,et al.  A Scalable Wavelet Transform VLSI Architecture for Real-Time Signal Processing in High-Density Intra-Cortical Implants , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Rangaraj M. Rangayyan,et al.  Biomedical Signal Analysis: A Case-Study Approach , 2001 .

[17]  M. Nicolelis,et al.  Reconstructing the Engram: Simultaneous, Multisite, Many Single Neuron Recordings , 1997, Neuron.

[18]  Yannis P. Tsividis,et al.  Signal-Dependent Variable-Resolution Clockless A/D Conversion With Application to Continuous-Time Digital Signal Processing , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Amir M. Sodagar,et al.  A 64-channel neural signal processor/ compressor based on Haar wavelet transform , 2011, 2011 Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[20]  Reza Lotfi,et al.  A nonlinear signal-specific ADC for efficient neural recording , 2010, 2010 Biomedical Circuits and Systems Conference (BioCAS).

[21]  W. Liu,et al.  A 128-Channel 6 mW Wireless Neural Recording IC With Spike Feature Extraction and UWB Transmitter , 2009, IEEE Transactions on Neural Systems and Rehabilitation Engineering.

[22]  Ángel Rodríguez-Vázquez,et al.  A Low-Power Programmable Neural Spike Detection Channel With Embedded Calibration and Data Compression , 2012, IEEE Transactions on Biomedical Circuits and Systems.

[23]  Patrick D Wolf,et al.  A fully implantable 96-channel neural data acquisition system , 2009, Journal of neural engineering.

[24]  Jongwoo Lee,et al.  A 2.5 mW 80 dB DR 36 dB SNDR 22 MS/s Logarithmic Pipeline ADC , 2009, IEEE Journal of Solid-State Circuits.

[25]  Fei Zhang,et al.  An implantable neuroprocessor for multichannel compressive neural recording and on-the-fly spike sorting with wireless telemetry , 2010, 2010 Biomedical Circuits and Systems Conference (BioCAS).

[26]  D.A. Hodges,et al.  A segmented μ-255 law PCM voice encoder utilizing NMOS technology , 1976, IEEE Journal of Solid-State Circuits.

[27]  Reid R. Harrison,et al.  A low-power integrated circuit for adaptive detection of action potentials in noisy signals , 2003, Proceedings of the 25th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (IEEE Cat. No.03CH37439).

[28]  Teresa H. Y. Meng,et al.  HermesE: A 96-Channel Full Data Rate Direct Neural Interface in 0.13 $\mu$ m CMOS , 2012, IEEE Journal of Solid-State Circuits.

[29]  R.R. Harrison,et al.  A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System , 2006, IEEE Journal of Solid-State Circuits.

[30]  Moo Sung Chae,et al.  Design Optimization for Integrated Neural Recording Systems , 2008, IEEE Journal of Solid-State Circuits.