On n-detection test sequences for synchronous sequential circuits

Test sets that detect each stuck-at fault n>1 times (called n-detection test sets) were shown to achieve higher defect coverages than conventional single stuck-at 1-detection test sets. Previous studies of n-detection test sets concentrated on combinational circuits. In this work, we study n-detection test sequences for synchronous sequential circuits. We propose four definitions of the number of detections achieved by a test sequence. We describe fault simulation and test generation procedures based on these definitions, and evaluate them on benchmark circuits by using non-feedback bridging faults to model defects. The results indicate the usefulness of the simplest definition in generating test sequences that achieve improved defect coverages.

[1]  Irith Pomeranz,et al.  On generating compact test sequences for synchronous sequential circuits , 1995, Proceedings of EURO-DAC. European Design Automation Conference.

[2]  Irith Pomeranz,et al.  COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  M. Ray Mercer,et al.  On the decline of testing efficiency as fault coverage approaches 100% , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[4]  Kewal K. Saluja,et al.  Fast test generation for sequential circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[5]  Edward J. McCluskey,et al.  An experimental chip to evaluate test techniques experiment results , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[6]  Irith Pomeranz,et al.  On static compaction of test sequences for synchronous sequential circuits , 1996, DAC '96.

[7]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[8]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[9]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[10]  Janak H. Patel,et al.  Compaction of ATPG-generated test sequences for sequential circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[11]  Irith Pomeranz,et al.  On the effects of test compaction on defect coverage , 1996, Proceedings of 14th VLSI Test Symposium.