A low power analog channel decoder for Ultra Portable Devices in 65 nm technology

This paper presents the architecture and the corresponding simulation results for a digitally interfaced ultra-low power extended Hamming decoder implemented in analog integrated circuitry. ST's 65nm low power CMOS design library was used to simulate the complete decoder including a serial input digital interface, an analog decoding core and a serial output digital interface. The simulated bit error rate (BER) performance of the decoder is presented and compared to the ideal performance of the Hamming code. Transistor-level simulation results show that an ultra low power, high throughput Hamming decoder up to 2.5 Mb/s can be implemented using analog circuitry working in sub-threshold (sub-VT ) region with a total power consumption below 40 µW. The decoder consumes less than 16 µW when a lower throughput of 250 kb/s is desired.

[1]  Nhan Nguyen,et al.  A 0.8V CMOS analog decoder for an (8,4,4) extended Hamming code , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[2]  Matthias Frey,et al.  Two Experimental Analog Decoders , .

[3]  Sergio Benedetto,et al.  Analog Iterative Decoders: Myth or Reality? , 2006 .

[4]  Vincent C. Gaudet,et al.  Analysis of error control code use in ultra-low-power wireless sensor networks , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[5]  M. Moerz,et al.  An analog 0.25 /spl mu/m BiCMOS tailbiting MAP decoder , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[6]  Joachim Hagenauer,et al.  The analog decoder , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).

[7]  Joachim Hagenauer,et al.  WA 21.5 An Analog 0.25∝m BiCMOS Tailbiting MAP Decoder , 2000 .

[8]  Nhan Nguyen,et al.  Low-voltage CMOS circuits for analog iterative decoders , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Hans-Andrea Loeliger,et al.  On mismatch errors in analog-VLSI error correcting decoders , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[10]  George S. Moschytz,et al.  All–analog decoder for a binary (18,9,5) tail–biting trellis code , 1999 .

[11]  Barrie Gilbert,et al.  A precise four-quadrant multiplier with subnanosecond response , 1968, IEEE Solid-State Circuits Newsletter.