A 70 MHz Multiplierless FIR Hilbert Transformer in 0.35 µm Standard CMOS Library

This paper presents the implementation of a 31-tap FIR Hilbert transform digital filter chip used in the digital-IF receivers, to confirm the effectiveness of our new design method. Our design method that we previously reported is based on a computation sharing multiplier using a new horizontal and vertical common subexpression techniques. A 31-tap FIR Hilbert transform digital filter was implemented and fabricated in 0.35 µm CMOS standard cell library. The chip's core contains approximately 33k transistors and occupies 0.86 mm2. The chip also has an operating speed of 70 MHz over. The implementation results show that the proposed Hilbert transformer has a smallest cost factor and so that is a high performance filter.

[1]  L. Rabiner,et al.  On the behavior of minimax fir digital Hilbert transformers , 1974 .

[2]  Toshiaki Yoshino,et al.  FIRGEN: a computer-aided design system for high performance FIR filter integrated circuits , 1991, IEEE Trans. Signal Process..

[3]  R. Hartley.  Optimization of canonic signed digit multipliers for filter design , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[4]  R.N. Gorgui-Naguib,et al.  Hardware implementation of a Hilbert transformer , 1991, [1991 Proceedings] 6th Mediterranean Electrotechnical Conference.

[5]  Shousheng He,et al.  FPGA implementation of FIR filters using pipelined bit-serial canonical signed digit multipliers , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[6]  H. Samueli,et al.  A 300 MHz digital double-sideband to single-sideband converter in 1 /spl mu/m CMOS , 1995 .

[7]  G. Venkatesh,et al.  Synthesis of multiplier-less FIR filters with minimum number of additions , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[8]  Miodrag Potkonjak,et al.  Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Reto Zimmermann,et al.  Binary adder architectures for cell-based VLSI and their synthesis , 1997 .

[10]  Patrick Schaumont,et al.  A new algorithm for elimination of common subexpressions , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Yasuhiro Takahashi,et al.  Hilbert Transformer Design Using CSD FIR Filter , 2001 .

[12]  Youngbeom Jang,et al.  Low-power CSD linear phase FIR filter structure using vertical common sub-expression , 2002 .

[13]  Lars Wanhammar,et al.  A Digital Down Converter for a Wideband Radar Receiver , 2002 .

[14]  J. Gomes,et al.  An analog sampled-data DSB to SSB converter using recursive Hilbert transformer for accurate I and Q channel matching , 2002 .

[15]  A. P. Vinod,et al.  FIR filter implementation by efficient sharing of horizontal and vertical common subexpressions , 2003 .

[16]  Yasuhiro Takahashi,et al.  Synthesis of Multiplierless FIR Filter by Efficient Sharing of Horizontal and Vertical Common Subexpression Elimination , 2004 .

[17]  Michio Yokoyama,et al.  New cost-effective VLSI implementation of multiplierless FIR filter using common subexpression elimination , 2005, 2005 IEEE International Symposium on Circuits and Systems.