A fast diagnosis scheme for distributed small embedded SRAMs

The paper proposes a diagnosis scheme aimed at reducing the diagnosis time of distributed small embedded SRAMs (e-SRAMs). This scheme improves on one proposed previously (Huang, D.C. et al., Proc. Int. Conf. VLSI Design, p.397-402, 2001; Huang and Jone, W.B., IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol.21, no.4, p.449-65, 2002). The improvements are mainly twofold. On one hand, the diagnosis of time-consuming data retention faults (DRFs), which is neglected by the diagnosis architecture of Huang et al., is now considered and performed via a DFT technique referred to as the "no write recovery test mode" (NWRTM). On the other hand, a pair comprising a serial-to-parallel converter (SPC) and a parallel-to-serial converter (PSC) is utilized to replace the bidirectional serial interface, to avoid the problems of serial fault masking and defect rate dependent diagnosis. Results from our evaluations show that the proposed diagnosis scheme achieves an increased diagnosis coverage and reduces diagnosis time compared to those obtained by Huang et al., with negligible extra area cost.

[1]  André Ivanov,et al.  Designs for reducing test time of distributed small embedded SRAMs , 2004, 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings..

[2]  A. Meixner,et al.  Weak Write Test Mode: an SRAM cell stability design for test technique , 1996, Proceedings International Test Conference 1997.

[3]  Wen-Ben Jone,et al.  A parallel built-in self-diagnostic method for embedded memoryarrays , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  V. Avendano,et al.  Bit line sensing strategy for testing for data retention faults in CMOS SRAMs , 2000 .

[5]  Marian Marinescu,et al.  Simple and Efficient Algorithms for Functional RAM Testing , 1982, ITC.

[6]  Yervant Zorian,et al.  Reducing embedded SRAM test time under redundancy constraints , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[7]  Rei-Fu Huang,et al.  A parallel built-in self-diagnosis scheme for embedded memory , 2003 .

[8]  Jitendra Khare,et al.  Test and debug of networking SoCs-a case study , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[9]  Shi-Yu Huang,et al.  A built-in self-test and self-diagnosis scheme for heterogeneous SRAM clusters , 2001, Proceedings 10th Asian Test Symposium.

[10]  Wen-Ben Jone,et al.  A parallel built-in self-diagnostic method for embedded memory buffers , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[11]  Robert C. Aitken.  A modular wrapper enabling high speed BIST and repair for small wide memories , 2004, 2004 International Conferce on Test.

[12]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[13]  André Ivanov,et al.  Open defects detection within 6T SRAM cells using a No Write Recovery Test Mode , 2004, 17th International Conference on VLSI Design. Proceedings..

[14]  Cheng-Wen Wu,et al.  A parallel built-in diagnostic scheme for multiple embedded memories , 2004 .

[15]  B. Nadeau-Dostie,et al.  A serial interfacing technique for built-in and external testing of embedded memories , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[16]  Cheng-Wen Wu,et al.  RAMSES: a fast memory fault simulator , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[17]  Carolina Selva,et al.  A programmable built-in self-diagnosis for embedded SRAM , 2004, Records of the 2004 International Workshop on Memory Technology, Design and Testing, 2004..