A 3 V 8-bit 200 MSPS CMOS folding/interpolation A/D converter for analog interface module of TFT-LCD Driver is proposed. It is composed of both a coarse ADC and a fine ADC whose FR (Folding Rate) is 8, NFB (Number of Folding Block) is 4, and IR (interpolation Rate) is 8, respectively. For the purpose of improving SNDR, distributed track-and-hold circuits are included at the input stage. In order to obtain a high speed operation and low power consumption, further, a novel analog latch and digital encoder based on a fast compression algorithm are proposed. The chip has been fabricated with a 0.35 /spl mu/m 2-poly 3-metal CMOS technology. The effective chip area is about 1.2 mm/spl times/0.8 mm and it dissipates about 210 mW at 3 V power supply. The INL and DNL are within 1 LSB, respectively. The SNDR is about 43 dB, when the input frequency reaches 10 MHz at 200 MHz clock frequency.
[1]
R. J. van de Plassche,et al.
An 8-b 650-MHz folding ADC
,
1992
.
[2]
Peter Baltus,et al.
An 8-bit 100-MHz full-Nyquist analog-to-digital converter
,
1988
.
[3]
R. Roovers,et al.
A 12 b 50 M sample/s cascaded folding and interpolating ADC
,
1997,
1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[4]
R. van de Grift,et al.
An 8-bit video ADC incorporating folding and interpolation techniques
,
1987
.
[5]
Bram Nauta,et al.
A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter
,
1995
.
[6]
D.J. Allstot,et al.
CMOS folding ADCs with current-mode interpolation
,
1995,
Proceedings ISSCC '95 - International Solid-State Circuits Conference.