可変遅延回路を用いたサイクリック型TDC;可変遅延回路を用いたサイクリック型TDC;A Cyclic TDC using Variable Delay Circuit

[1]  Alberto Tosi,et al.  A High-Linearity, 17 ps Precision Time-to-Digital Converter Based on a Single-Stage Vernier Delay Loop Fine Interpolation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Eri Ioka,et al.  Multi bit PWMDAC with Multi Delay Inverter , 2013 .

[3]  Hen-Wai Tsao,et al.  A high-precision time-to-digital converter using a two-level conversion scheme , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).

[4]  Tadahiro Kuroda,et al.  A 10-Bit 80-MS/s Decision-Select Successive Approximation TDC in 65-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[5]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[6]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[7]  Timo Rahkonen,et al.  A CMOS Time-to-Digital Converter (TDC) Based On a Cyclic Time Domain Successive Approximation Interpolation Method , 2009, IEEE Journal of Solid-State Circuits.

[8]  Shohei Shibuya,et al.  Timing measurement BOST with multi-bit delta-sigma TDC , 2015, 2015 IEEE 20th International Mixed-Signals Testing Workshop (IMSTW).

[9]  Jae-Yoon Sim,et al.  A 1.25 ps Resolution 8b Cyclic TDC in 0.13 $\mu$m CMOS , 2012, IEEE Journal of Solid-State Circuits.

[10]  K. Karadamoglou,et al.  An 11-bit high-resolution and adjustable-range CMOS time-to-digital converter for space science instruments , 2004, IEEE Journal of Solid-State Circuits.