An improved low-power high-throughput log-MAP turbo decoder

This paper presents an efficient implementation of a high-throughput low-power turbo decoder. The design of the component decoder has been optimized so as to achieve low power implementation of the turbo decoder. A collision-free interleaver has been designed for appropriate parallel decoding operations. Performance enhancing techniques such as parallel processing and pipelining have been applied to realize the highly recursive and complex maximum a posteriori probability (MAP) decoder. Area, power and throughput of the proposed decoder architecture compare favorably with those of an architecture which has been recently reported in literature. The designed decoder, which achieves a throughput of 930 Mbps while consuming 265 mW of power, can be considered to be suitable for a number of real time applications.

[1]  Sergio Benedetto,et al.  Mapping interleaving laws to parallel turbo decoder architectures , 2004, IEEE Communications Letters.

[2]  A. Giulietti,et al.  Parallel turbo coding interleavers: avoiding collisions in accesses to storage elements , 2002 .

[3]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[4]  Naresh R. Shanbhag,et al.  Area-efficient high-throughput MAP decoder architectures , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Joachim Hagenauer,et al.  Iterative decoding of binary block and convolutional codes , 1996, IEEE Trans. Inf. Theory.

[6]  Sun-Young Hwang,et al.  A novel turbo decoder architecture for hand-held communication devices , 2002, IEEE Trans. Consumer Electron..

[7]  V. Derudder,et al.  A scalable 8.7nJ/bit 75.6Mb/s parallel concatenated convolutional (turbo-) CODEC , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[8]  Patrick Robertson,et al.  A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.

[9]  Zhongfeng Wang.  High-Speed Recursion Architectures for MAP-Based Turbo Decoders , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Naresh R. Shanbhag,et al.  A 285-MHz Pipelined MAP Decoder in 0 . 18-m CMOS , 2005 .

[11]  Tobias G. Noll,et al.  A parametrizable low-power high-throughput turbo-decoder , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..

[12]  Norbert Wehn,et al.  VLSI architectures for high-speed MAP decoders , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[13]  S. Benedetto,et al.  Variable-size interleaver design for parallel turbo decoder architectures , 2005, IEEE Transactions on Communications.

[14]  Paul Fortier,et al.  Highly-Parallel Decoding Architectures for Convolutional Turbo Codes , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  John Cocke,et al.  Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[16]  Norbert Wehn,et al.  Concurrent interleaving architectures for high-throughput channel coding , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[17]  A.C. Singer,et al.  A 285-MHz pipelined MAP decoder in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[18]  Payam Pakzad,et al.  VLSI architectures for iterative decoders in magnetic recording channels , 2001 .

[19]  P. Urard,et al.  A generic 350 Mb/s turbo-codec based on a 16-states SISO decoder , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[20]  C. Chakrabarti,et al.  Design and implementation of low-energy turbo decoders , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.