论文信息 - Efficient implementation of FPGA based central pattern generator using distributed arithmetic

Efficient implementation of FPGA based central pattern generator using distributed arithmetic

A scheme for efficient hardware implementation of central pattern generators (CPGs) on Field Programmable Gate Arrays (FPGAs) is proposed. A revised distributed-arithmetic (DA) algorithm is applied to the implementation to maximize the utilization of look up tables (LUTs) in FPGAs. The proposed scheme performances satisfactory experiment results which have correlation coefficients of 0.99 with simulation ones. In the mean time, it demonstrates 74% reduction in LUTs consumption, 75% in registers and 100% in embedded multipliers.

Lin Li | Xiaojun Li | Lin Li | Xiaojun Li

[1] Bernard Girau,et al. Hardware Implementation of a CPG-Based Locomotion Control for Quadruped Robots , 2010, ICANN.

[2] Auke Jan Ijspeert,et al. Central pattern generators for locomotion control in animals and robots: A review , 2008, Neural Networks.

[3] Bernard Girau,et al. Implementation of Central Pattern Generator in an FPGA-Based Embedded System , 2008, ICANN.

[4] Matti Tommiska,et al. Efficient digital implementation of the sigmoid function for reprogrammable logic , 2003 .

[5] Ralph Etienne-Cummings,et al. A Silicon Central Pattern Generator Controls Locomotion in Vivo , 2008, IEEE Transactions on Biomedical Circuits and Systems.

[6] Tetsuya Asai,et al. An analog CMOS central pattern generator for interlimb coordination in quadruped locomotion , 2003, IEEE Trans. Neural Networks.

[7] Eric Monmasson,et al. FPGAs in Industrial Control Applications , 2011, IEEE Transactions on Industrial Informatics.

[8] Indranil Saha,et al. journal homepage: www.elsevier.com/locate/neucom , 2022 .