Multi-level placement for large-scale mixed-size IC designs
暂无分享,去创建一个
[1] Ronald L. Rivest,et al. Orthogonal Packings in Two Dimensions , 1980, SIAM J. Comput..
[2] A. Sangiovanni-Vincentelli,et al. The TimberWolf placement and routing package , 1985, IEEE Journal of Solid-State Circuits.
[3] Gershon Kedem,et al. Heuristic algorithms for combined standard cell and macro block layouts , 1990 .
[4] Integrated placement for mixed macro cell and standard cell designs , 1990, 27th ACM/IEEE Design Automation Conference.
[5] Naveed A. Sherwani,et al. Floorplanning for mixed macro block and standard cell designs , 1994, Proceedings of 4th Great Lakes Symposium on VLSI.
[6] Carl Sechen,et al. Efficient and effective placement for very large circuits , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Jason Cong,et al. An interconnect-centric design flow for nanometer technologies , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).
[8] G. Karypis,et al. Multilevel k-way hypergraph partitioning , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).
[9] K. Chaudhary,et al. Post-placement residual-overlap removal with minimal movement , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).
[10] Yici Cai,et al. MMP: a novel placement algorithm for combined macro block and standard cell layout design , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).
[11] Yao-Wen Chang,et al. TCG: a transitive closure graph-based representation for non-slicing floorplans , 2001, DAC '01.
[12] Igor L. Markov,et al. Consistent placement of macro-blocks using floorplanning and standard-cell placement , 2002, ISPD '02.
[13] Jason Cong,et al. Physical hierarchy generation with routing congestion control , 2002, ISPD '02.