A DMR logic for mitigating the SET induced soft errors in combinational circuits

In this paper, a novel dual module redundancy (DMR) logic circuit structure is proposed to harden the standard cells in the large combinational circuits. Three-dimensional TCAD simulation results present that this hardening structure can ultimately eliminate the SET pulse. Based on this DMR logic circuit structure and the layout placement adjustment technique, the partial hardening approach is used to harden the large combination circuits.

[1]  Diana Marculescu,et al.  A Low-Cost, Systematic Methodology for Soft Error Robustness of Logic Circuits , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  W. Marsden.  I and J , 2012 .

[3]  Bharat L. Bhuva,et al.  An efficient technique to select logic nodes for single event transient pulse-width reduction , 2013, Microelectron. Reliab..

[4]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[5]  B. Narasimham,et al.  Quantifying the Effect of Guard Rings and Guard Drains in Mitigating Charge Collection and Charge Spread , 2008, IEEE Transactions on Nuclear Science.

[7]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[8]  Kartik Mohanram,et al.  Cost-effective radiation hardening technique for combinational logic , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[9]  Shuming Chen,et al.  Calculating the Soft Error Vulnerabilities of Combinational Circuits by Re-Considering the Sensitive Area , 2014, IEEE Transactions on Nuclear Science.

[10]  B. L. Bhuva,et al.  Reliability-Aware Synthesis of Combinational Logic With Minimal Performance Penalty , 2013, IEEE Transactions on Nuclear Science.

[11]  Chen Shuming,et al.  Impact of pulse quenching effect on soft error vulnerabilities in combinational circuits based on standard cells , 2013 .

[12]  Xu Hui,et al.  Mitigating the SERs of Large Combinational Circuits by Using Half Guard Band Technique in CMOS Bulk Technology , 2014 .

[13]  Xu Hui,et al.  A novel layout placement structure to mitigate the multi-bit-upset in 6T-SRAM cell , 2014, IEICE Electron. Express.

[14]  W. T. Holman,et al.  Layout Technique for Single-Event Transient Mitigation via Pulse Quenching , 2011, IEEE Transactions on Nuclear Science.

[15]  Kartik Mohanram,et al.  Gate sizing to radiation harden combinational logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  L. W. Massengill,et al.  Estimating the frequency threshold for logic soft errors , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[17]  A.F. Witulski,et al.  HBD layout isolation techniques for multiple node charge collection mitigation , 2005, IEEE Transactions on Nuclear Science.