Error flatten logarithm approximation for graphics processing unit

This paper propose a high performance algorithm for logarithm approximation. A piecewise linear interpolation with non-uniform partition is introduced to produce a flatten error distribution. Base on error flatten algorithm our method can produce greatly more accurate results than state-of-art logarithm approximation. Our proposed logarithm conversion is further optimized for hardware implementation. Analysis of simulation results in Matlab and hardware resources in FPGA illustrate that our method are superior or comparable to state-of-art logarithm conversion for graphics hardware.

[1]  Hoi-Jun Yoo,et al.  A 231-MHz, 2.18-mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3-D Graphics System , 2005, IEEE Journal of Solid-State Circuits.

[2]  Hoi-Jun Yoo,et al.  A 231MHz, 2.18mW 32-bit Logarithmic Arithmetic Unit for Fixed-Point 3D Graphics System , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[3]  Hoi-Jun Yoo,et al.  Power and Area-Efficient Unified Computation of Vector and Elementary Functions for Handheld 3D Graphics Systems , 2008, IEEE Transactions on Computers.

[4]  Hoi-Jun Yoo,et al.  A Low-Power Unified Arithmetic Unit for Programmable Handheld 3-D Graphics Systems , 2006, IEEE Journal of Solid-State Circuits.

[5]  S. L. SanGregory,et al.  A fast, low-power logarithm approximation with CMOS VLSI implementation , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[6]  Javier D. Bruguera,et al.  High-Radix Logarithm with Selection by Rounding: Algorithm and Implementation , 2005, J. VLSI Signal Process..

[7]  Ping Tak Peter Tang,et al.  Table-lookup algorithms for elementary functions and their error analysis , 1991, [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic.

[8]  Sunil P. Khatri,et al.  A Fast Hardware Approach for Approximate, Efficient Logarithm and Antilogarithm Computations , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Javier Valls-Coquillat,et al.  Low Cost Hardware Implementation of Logarithm Approximation , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Tso-Bing Juang,et al.  A Lower Error and ROM-Free Logarithmic Converter for Digital Signal Processing Applications , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  ERNEST L. HALL,et al.  Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications , 1970, IEEE Transactions on Computers.

[12]  Pramod Kumar Meher,et al.  High-performance logarithmic converters using novel two-region bit-level manipulation schemes , 2011, Proceedings of 2011 International Symposium on VLSI Design, Automation and Test.

[13]  Khalid H. Abed,et al.  CMOS VLSI Implementation of a Low-Power Logarithmic Converter , 2003, IEEE Trans. Computers.

[14]  Earl E. Swartzlander,et al.  Hardware Designs for Exactly Rounded Elemantary Functions , 1994, IEEE Trans. Computers.

[15]  Hoi-Jun Yoo,et al.  A Low-Power Unified Arithmetic Unit for Programmable Handheld 3-D Graphics Systems , 2007, IEEE J. Solid State Circuits.

[16]  Javier D. Bruguera,et al.  Algorithm and architecture for logarithm, exponential, and powering computation , 2004, IEEE Transactions on Computers.

[17]  John N. Mitchell,et al.  Computer Multiplication and Division Using Binary Logarithms , 1962, IRE Trans. Electron. Comput..

[18]  M. Combet,et al.  Computation of the Base Two Logarithm of Binary Numbers , 1965, IEEE Trans. Electron. Comput..