Low-Precision A/D Conversion for Maximum Information Rate in Channels with Memory

Analog-to-digital converters that maximize the information rate between the quantized channel output sequence and the channel input sequence are designed for discrete-time channels with intersymbol-interference, additive noise, and for independent and identically distributed signaling. Optimized scalar quantizers with Λ regions achieve the full information rate of log2(Λ) bits per channel use with a transmit alphabet of size Λ at infinite signal-to-noise ratio; these quantizers, however, are not necessarily uniform quantizers. Low-precision scalar and two-dimensional analog-to-digital converters are designed at finite signal-to-noise ratio, and an upper bound on the information rate is derived. Simulation results demonstrate the effectiveness of the designed quantizers over conventional quantizers. The advantage of the new quantizers is further emphasized by an example of a channel for which a slicer (with a single threshold at zero) and a carefully optimized channel input with memory fail to achieve a rate of one bit per channel use at high signal-to-noise ratio, in contrast to memoryless binary signaling and an optimized quantizer.

[1]  Shlomo Shamai,et al.  The intersymbol interference channel: lower bounds on capacity and channel precoding loss , 1996, IEEE Trans. Inf. Theory.

[2]  Naftali Tishby,et al.  The information bottleneck method , 2000, ArXiv.

[3]  S. P. Lloyd,et al.  Least squares quantization in PCM , 1982, IEEE Trans. Inf. Theory.

[4]  Shlomo Shamai,et al.  Information rates for a discrete-time Gaussian channel with intersymbol interference and stationary inputs , 1991, IEEE Trans. Inf. Theory.

[5]  Upamanyu Madhow,et al.  Channel Estimation with Low-Precision Analog-to-Digital Conversion , 2010, 2010 IEEE International Conference on Communications.

[6]  Boris Murmann,et al.  Power Dissipation Bounds for High-Speed Nyquist Analog-to-Digital Converters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Paul Voois,et al.  A 90 nm CMOS DSP MLSD Transceiver With Integrated AFE for Electronic Dispersion Compensation of Multimode Optical Fibers at 10 Gb/s , 2008, IEEE Journal of Solid-State Circuits.

[8]  Håkan Johansson,et al.  Time-interleaved analog-to-digital converters: status and future directions , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[9]  Andrew C. Singer,et al.  Mutual information and time-interleaved analog-to-digital conversion , 2010, 2010 Information Theory and Applications Workshop (ITA).

[10]  Shimon Even.  On Information Lossless Automata of Finite Order , 1965, IEEE Trans. Electron. Comput..

[11]  D. A. Huffman.  Canonical forms for information-lossless finite-state logical machines , 1959 .

[12]  Wei Zeng,et al.  Simulation-Based Computation of Information Rates for Channels With Memory , 2006, IEEE Transactions on Information Theory.

[13]  Shlomo Shamai,et al.  On the capacity of binary and Gaussian channels with run-length-limited inputs , 1990, IEEE Trans. Commun..

[14]  Upamanyu Madhow,et al.  On the limits of communication with low-precision analog-to-digital conversion at the receiver , 2009, IEEE Transactions on Communications.

[15]  Andrea J. Goldsmith,et al.  On the Capacity of Indecomposable Finite-State Channels With Feedback , 2008, IEEE Transactions on Information Theory.

[16]  Andrew C. Singer,et al.  An MLSE receiver for electronic-dispersion compensation of OC-192 fiber links , 2006, ISSCC.

[17]  Naresh R. Shanbhag,et al.  BER-Optimal Analog-to-Digital Converters for Communication Links , 2010, IEEE Transactions on Signal Processing.

[18]  Frank R. Kschischang,et al.  On the trellis structure of block codes , 1994, IEEE Trans. Inf. Theory.

[19]  Peter Kabal,et al.  Partial-Response Signaling , 1975, IEEE Trans. Commun..

[20]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[21]  Hans-Andrea Loeliger,et al.  A Generalization of the Blahut–Arimoto Algorithm to Finite-State Channels , 2008, IEEE Transactions on Information Theory.

[22]  Thomas Krause,et al.  A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[23]  Gerhard Fettweis,et al.  Fading channels with 1-bit output quantization: Optimal modulation, ergodic capacity and outage probability , 2010, 2010 IEEE Information Theory Workshop.