An 8*8 ATM switch LSI with shared multi-buffer architecture

An ATM switch LSI with a shared multibuffer architecture is proposed. With this architecture, a fourfold speed improvement is achieved in accessing buffer memories as compared to conventional shared-buffer-type switches, and high buffer memory utilization efficiency is also realized. This switch LSI is designed to operate at 100 MHz, using 0.8- mu m BiCMOS technology. Eight switch LSIs at 78-MHz operation construct a 622-Mb/s 8*8 ATM switching system with a buffer size of 8*128 ATM cells.<<ETX>>

[1]  T. Suzuki,et al.  Output‐buffer switch architecture for asynchronous transfer mode , 1989 .

[2]  Yasuro Shobatake,et al.  A 400Mb/s 8x8 BICMOS ATM Switch LSI With 1280 On-chip Shared Memory , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.