Reconfigurable Systems: New Activities in Asia

Systems and researches on reconfigurable systems in Asia and South Pacific are picked up and introduced. Like Northern America and European countries, various platforms and application specific systems have been proposed and developed. Recently, novel reconfigurable devices which provide dedicated functions for reconfigurable systems have been also developed.

[1]  Chris Dick.  Computing the Discrete Fourier Transform on FPGA Based Systolic Arrays , 1996, Fourth International ACM Symposium on Field-Programmable Gate Arrays.

[2]  Masahiro Tomita,et al.  Reconfigurable Machine and Its Application to Logic Simulation (Special Section on VLSI Design and CAD Algorithms) , 1993 .

[3]  Hideharu Amano,et al.  WASMII: a data driven computer on a virtual hardware , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[4]  Y. Y. H. Lam,et al.  FPGA implementation of a digital IQ demodulator using VHDL , 1997, FPL.

[5]  Chris Dick.  Computing 2-D DFTs Using FPGAs , 1996, FPL.

[6]  Bernard K. Gunther,et al.  Assessing document relevance with run-time reconfigurable machines , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[7]  Mathew Wojko.  Pipelined Multipliers and FPGA Architectures , 1999, FPL.

[8]  Shuichi Ichikawa,et al.  Hardware accelerator for subgraph isomorphism problems , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[9]  H. Nishi,et al.  A local area system network RHiNET-1: a network for high performance parallel computing , 2000, Proceedings the Ninth International Symposium on High-Performance Distributed Computing.

[10]  Kiyoshi Oguri,et al.  Plastic cell architecture: towards reconfigurable computing for general-purpose , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[11]  Hideharu Amano,et al.  A reconfigurable Markov chain simulator for analysis of parallel systems , 1997, 1997 Proceedings Second Annual IEEE International Conference on Innovative Systems in Silicon.

[12]  Yuichiro Shibata,et al.  A reconfigurable sensor-data processing system for personal robots , 1997, FPL.

[13]  Kotaro Hirano,et al.  Reconfigurable machine and its application to logic diagnosis , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[14]  Neil W. Bergmann,et al.  Efficient implementation of the DCT on custom computers , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[15]  Yuichiro Shibata,et al.  Reconfigurable systems: activities in Asia and South Pacific , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[16]  Tsutomu Maruyama,et al.  A Reconfigurable Architecture for High Speed Computation by Pipeline Processing , 1999, FPL.

[17]  Mark Shand,et al.  A wireless LAN demodulator in a Pamette: design and experience , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[18]  Hideharu Amano,et al.  ATTEMPT-1: A Reconfigurable Multiprocessor Testbed , 1996, FPL.

[19]  Zoran A. Salcic,et al.  CCSimP - An Instruction-level Custom-Configurable Processor for FPLDs , 1996, FPL.

[20]  M. Motomura,et al.  Reconfigurable computing: its concept and a practical embodiment using newly developed dynamically reconfigurable logic (DRL) LSI , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[21]  Kiyoshi Oguri,et al.  Plastic Cell Architecture: A Dynamically Reconfigurable Hardware-Based Computer , 1999, IPPS/SPDP Workshops.

[22]  Tsutomu Maruyama,et al.  A Field-Programmable Gate-Array System for Evolutionary Computation , 1998, FPL.

[23]  Takanobu Baba,et al.  A Local Operating System for the A-NET Parallel Object-Oriented Computer , 1992 .

[24]  Toshiaki Miyazaki,et al.  YARDS: FPGA/MPU hybrid architecture for telecommunication data processing , 1997, FPGA '97.

[25]  Tsukasa Yamauchi,et al.  SOP: a reconfigurable massively parallel system and its control-data-flow based compiling method , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[26]  Motomura,et al.  An Embedded DRAM-FPGA Chip With Instantaneous Logic Reconfiguration , 1997 .

[27]  Philip Heng Wai Leong,et al.  An architecture for solving boolean satisfiability using runtime configurable hardware , 1999, Proceedings of the 1999 ICPP Workshops on Collaboration and Mobile Computing (CMC'99). Group Communications (IWGC). Internet '99 (IWI'99). Industrial Applications on Network Computing (INDAP). Multime.

[28]  Takao Tsuda,et al.  Design of FPAccA model 2.0 Chip -Reconfigurable Floating -Point- Unit Array- , 2000 .

[29]  Takeshi Yamazaki,et al.  Maestro-Link: A High Performance Interconnect for PC Cluster , 1998, FPL.

[30]  Tsutomu Maruyama,et al.  Hardware Implementation Techniques for Recursive Calls and Loops , 1999, FPL.

[31]  Yuichiro Shibata,et al.  Total System Image of the Reconfigurable Machine WASMII , 1997, International Conference on Parallel and Distributed Processing Techniques and Applications.

[32]  K. Wakabayashi,et al.  A dynamically reconfigurable logic engine with a multi-context/multi-mode unified-cell architecture , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[33]  Mark Cummings,et al.  FPGA in the software radio , 1999, IEEE Commun. Mag..