TITAC: design of a quasi-delay-insensitive microprocessor

TITAC is an asynchronous version of an 8-bit von Neumann microprocessor based on the delay-insensitive model incorporating the isochronic-forks assumption. In its two-phase, event-driven design scheme, a working phase and an idle phase alternate to execute control and data transfer. The data path design uses a two-rail, multilevel AND-OR scheme with a binary decision diagram structure for efficient signal generation.<<ETX>>

[1]  T. Nanya,et al.  On signal transition causality for self-timed implementation of Boolean functions , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.

[2]  Scott Hauck,et al.  Asynchronous design methodologies: an overview , 1995, Proc. IEEE.

[3]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[4]  Leonard R. Marino,et al.  General theory of metastable operation , 1981, IEEE Transactions on Computers.

[5]  Takashi Nanya.  Challenges to Dependable Asynchronous Processor Design , 1993 .

[6]  Ivan E. Sutherland,et al.  Micropipelines , 1989, Commun. ACM.

[7]  Raymond E Miller.  Switching theory , 1979 .

[8]  Thomas J. Chaney,et al.  Q-Modules: Internally Clocked Delay-Insensitive Modules , 1988, IEEE Trans. Computers.

[9]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[10]  Alain J. Martin.  The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[11]  Victor I. Varshavsky,et al.  Self-Timed Control of Concurrent Processes , 1989 .

[12]  Alexandre Yakovlev.  A structural technique for fault-protection in asynchronous interfaces , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[13]  Steven M. Burns,et al.  The design of an asynchronous microprocessor , 1989, CARN.