An ultra low-power 24 GHz Phase-lock-loop with low phase-noise VCO embedded in 0.18 µm CMOS process
暂无分享,去创建一个
[1] Zahid Yaqoob Malik,et al. K-band PLL based frequency synthesizer , 2009, 6th International Bhurban Conference on Applied Sciences & Technology.
[2] A. Hajimiri,et al. Corrections to "A General Theory of Phase Noise in Electrical Oscillators" , 1998 .
[3] Yanping Ding,et al. A 21-GHz 8-Modulus Prescaler and a 20-GHz Phase-Locked Loop Fabricated in 130-nm CMOS , 2007, IEEE Journal of Solid-State Circuits.
[4] Hossein Hashemi,et al. Integrated Phased Array Systems in Silicon , 2005, Proceedings of the IEEE.
[5] Howard C. Luong,et al. A 1-V 24-GHz 17.5-mW Phase-Locked Loop in a 0.18-um CMOS Process , 2005 .
[6] Didier Belot,et al. A 17.5-to-20.94GHz and 35-to-41.88GHz PLL in 65nm CMOS for wireless HD applications , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[7] Ali Hajimiri,et al. A general theory of phase noise in electrical oscillators , 1998 .
[8] Songcheol Hong,et al. Design of a 24-GHz CMOS VCO With an Asymmetric-Width Transformer , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.
[9] Jri Lee. High-speed circuit designs for transmitters in broadband data links , 2006 .