Guest Editorial Channel Modeling, Coding and Signal Processing for Novel Physical Memory Devices and Systems

The digital universe is doubling every two years and expected to reach an unwieldy 44 zettabytes into the next decade. To cope with the ever increasing need for storing, transmitting and retrieving huge amounts of data, cloud storage, data centers and other massively distributed storage networks have emerged. These rely on efficient memory technologies at the physical level for speed, reliability and energy efficiency.

[1]  Simon Litsyn,et al.  Design of non-binary quasi-cyclic LDPC codes by ACE optimization , 2013, 2013 IEEE Information Theory Workshop (ITW).

[2]  Lara Dolecek,et al.  Analysis of Absorbing Sets and Fully Absorbing Sets of Array-Based LDPC Codes , 2009, IEEE Transactions on Information Theory.

[3]  David Declercq,et al.  Decoding Algorithms for Nonbinary LDPC Codes Over GF$(q)$ , 2007, IEEE Transactions on Communications.

[4]  Richard D. Wesel,et al.  Enhanced Precision Through Multiple Reads for LDPC Decoding in Flash Memories , 2013, IEEE Journal on Selected Areas in Communications.

[5]  Xinde Hu,et al.  Error Floor Estimation of Long LDPC Codes on Magnetic Recording Channels , 2010, IEEE Transactions on Magnetics.

[6]  Amir H. Banihashemi,et al.  An efficient algorithm for finding dominant trapping sets of LDPC codes , 2011, 2010 6th International Symposium on Turbo Codes & Iterative Information Processing.

[7]  Emina Soljanin,et al.  Asymptotic Spectra of Trapping Sets in Regular and Irregular LDPC Code Ensembles , 2007, IEEE Transactions on Information Theory.

[8]  Lara Dolecek,et al.  The weight consistency matrix framework for general non-binary LDPC code optimization: Applications in flash memories , 2016, 2016 IEEE International Symposium on Information Theory (ISIT).

[9]  Osman S. Unsal,et al.  Flash correct-and-refresh: Retention-aware error management for increased flash memory lifetime , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[10]  Giulio Colavolpe,et al.  On the application of factor graphs and the sum-product algorithm to ISI channels , 2005, IEEE Transactions on Communications.

[11]  Hsie-Chia Chang,et al.  A 520k (18900, 17010) Array Dispersion LDPC Decoder Architectures for NAND Flash Memory , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Lara Dolecek,et al.  Non-Binary Protograph-Based LDPC Codes: Enumerators, Analysis, and Designs , 2014, IEEE Transactions on Information Theory.

[13]  David Declercq,et al.  Design of regular (2,d/sub c/)-LDPC codes over GF(q) using their binary images , 2008, IEEE Transactions on Communications.

[14]  Bane Vasic,et al.  Coding and Signal Processing for Magnetic Recording Systems , 2004 .

[15]  Onur Mutlu,et al.  Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[16]  Shayan Garani Srinivasa,et al.  A Communication-Theoretic Framework for 2-DMR Channel Modeling: Performance Evaluation of Coding and Signal Processing Methods , 2014, IEEE Transactions on Magnetics.

[17]  David J. C. MacKay,et al.  Low-density parity check codes over GF(q) , 1998, IEEE Communications Letters.

[18]  Thomas P. Parnell,et al.  Modelling of the threshold voltage distributions of sub-20nm NAND flash memory , 2014, 2014 IEEE Global Communications Conference.

[19]  Lara Dolecek,et al.  Analysis and Enumeration of Absorbing Sets for Non-Binary Graph-Based Codes , 2014, IEEE Trans. Commun..

[20]  Amir H. Banihashemi,et al.  On Characterization of Elementary Trapping Sets of Variable-Regular LDPC Codes , 2014, IEEE Trans. Inf. Theory.

[21]  Lara Dolecek,et al.  Non-Binary LDPC Codes for Magnetic Recording Channels: Error Floor Analysis and Optimized Code Design , 2016, IEEE Transactions on Communications.

[22]  Lara Dolecek,et al.  The Cycle Consistency Matrix Approach to Absorbing Sets in Separable Circulant-Based LDPC Codes , 2012, IEEE Transactions on Information Theory.

[23]  Haruhiko Kaneko,et al.  Error Control Coding for Multilevel Cell Flash Memories Using Nonbinary Low-Density Parity-Check Codes , 2009, 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.