Design of a low-power fixed-point 16-bit digital signal processor using 65nm SOTB process

In this paper, a design of 16-bit fixed-point digital signal processor (DSP) is proposed. This DSP is based on the Harvard architecture, having two buses for ALU and a pipeline multiply accumulator (MAC). It composes of 16 general purpose 24-bit registers together with 41 four-cycle instruction sets. The DSP has a simple structure which is compact and flexible. The DSP is designed for low-power consumption, and implemented on ASIC using SOTB 65nm process which is a kind of SOI devices. The DSP chip consumes very low-power consumption 282μW at the operation voltage 0.55V and operation frequency 200MHz.

[1]  Nobuyuki Sugii,et al.  Silicon on thin BOX (SOTB) CMOS for ultralow standby power with forward-biasing performance booster , 2008 .

[2]  Anantha Chandrakasan,et al.  A 28nm 0.6V low-power DSP for mobile applications , 2011, 2011 IEEE International Solid-State Circuits Conference.

[3]  Jusung Park,et al.  Design and implementation of 16-bit fixed point digital signal processor , 2008, 2008 International SoC Design Conference.

[4]  Minoru Okamoto,et al.  An 80-MOPS-peak high-speed and low-power-consumption 16-b digital signal processor , 1996 .

[5]  Uming Ko,et al.  A 28 nm 0.6 V Low Power DSP for Mobile Applications , 2012, IEEE Journal of Solid-State Circuits.

[6]  E. O'Malley,et al.  A 16-bit fixed-point digital signal processor for digital power converter control , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[7]  T. Iwamatsu,et al.  Design consideration of 0.4V-operation SOTB MOSFET for super low power application , 2011, 2011 International Meeting for Future of Electron Devices.

[8]  Hidetoshi Suzuki,et al.  A 16 bit low-power-consumption digital signal processor for portable terminals , 1995, Proceedings of ICUPC '95 - 4th IEEE International Conference on Universal Personal Communications.

[9]  T. Hiramoto,et al.  Ultralow-voltage operation of Silicon-on-Thin-BOX (SOTB) 2Mbit SRAM down to 0.37 V utilizing adaptive back bias , 2013, 2013 Symposium on VLSI Circuits.